## FEATURES

## Dual receivers

Maximum receiver bandwidth: 200 MHz
Fully integrated, fractional-N, RF synthesizers
Fully integrated clock synthesizer
Multichip phase synchronization for RF LO and baseband clocks
JESD204B datapath interface
Tuneable range: $75 \mathbf{~ M H z}$ to $\mathbf{6 0 0 0} \mathbf{~ M H z}$

## APPLICATIONS

3G/4G/5G FDD, macrocell base stations
Wideband active antenna systems
Massive multiple input, multiple output (MIMO)
Phased array radar
Electronic warfare
Military communications
Portable test equipment

## GENERAL DESCRIPTION

The ADRV9008-1 is a highly integrated, dual radio frequency (RF), agile receiver ( Rx ) offering integrated synthesizers and digital signal processing functions. The IC delivers a versatile combination of high performance and low power consumption required by $3 \mathrm{G} / 4 \mathrm{G} / 5 \mathrm{G}$ macrocell, frequency division duplex (FDD), base station applications.
The receive path consists of two independent, wide bandwidth, direct conversion receivers with state-of-the-art dynamic range. The complete receive subsystem includes automatic and manual attenuation control, dc offset correction, quadrature error correction (QEC), and digital filtering, eliminating the need for these functions in the digital baseband. RF front-end control and several auxiliary functions such as analog-to-digital converters (ADCs), digital-to-analog converters (DACs), and general-purpose input/outputs (GPIOs) for the power amplifier (PA) are also integrated.

In addition to automatic gain control (AGC), the ADRV9008-1 also features flexible external gain control modes, allowing significant flexibility in setting system level gain dynamically.

The received signals are digitized with a set of four, high dynamic range, continuous time, sigma-delta ( $\Sigma-\Delta$ ) ADCs that provide inherent antialiasing. The combination of the direct conversion architecture (which does not suffer from out of band image mixing) and the lack of aliasing relaxes the requirements of the RF filters compared to the requirements of traditional intermediate frequency (IF) receivers.
The fully integrated phase-locked loop (PLL) provides high performance, low power, fractional-N, RF synthesis for the receiver signal paths. An additional synthesizer generates the clocks needed for the converters, digital circuits, and serial interface. A multichip synchronization mechanism synchronizes the phase of the RF local oscillator (LO) and baseband clocks between multiple ADRV9008-1 chips. The ADRV9008-1 has the isolation that high performance base station applications require. All voltage controlled oscillators (VCOs) and loop filter components are integrated.
The high speed JESD204B interface supports up to 12.288 Gbps lane rates, resulting in a single lane per receiver in the widest bandwidth mode. The interface also supports interleaved mode for lower bandwidths, reducing the total number of high speed data interface lanes to one. Both fixed and floating point data formats are supported. The floating point format allows internal AGC to be invisible to the demodulator device.

The core of the ADRV9008-1 can be powered directly from 1.3 V and 1.8 V regulators and is controlled via a standard 4 -wire serial port. Comprehensive power-down modes are included to minimize power consumption during normal use. The ADRV9008-1 is packaged in a $12 \mathrm{~mm} \times 12 \mathrm{~mm}, 196$-ball chip scale ball grid array (CSP_BGA).

## ADRV9008-1

## TABLE OF CONTENTS

Features .....  1
Applications. .....  1
General Description ..... 1
Functional Block Diagram ..... 3
Specifications ..... 4
Current and Power Consumption Specifications ..... 8
Timing Diagrams ..... 9
Absolute Maximum Ratings ..... 10
Reflow Profile ..... 10
Thermal Management ..... 10
Thermal Resistance ..... 10
ESD Caution ..... 10
Pin Configuration and Function Descriptions ..... 11
Typical Performance Characteristics ..... 17
75 MHz to 525 MHz Band ..... 17
650 MHz to 3000 MHz Band ..... 25
3400 MHz to 4800 MHz Band ..... 33
5100 MHz to 5900 MHz Band ..... 40
Receiver Input Impedance ..... 45
Terminology ..... 46
Theory of Operation ..... 47
Receiver ..... 47
Clock Input ..... 47
Synthesizers ..... 47
SPI ..... 47
JTAG Boundary Scan ..... 47
Power Supply Sequence ..... 47
GPIO_x Pins ..... 48
Auxiliary Converters ..... 48
JESD204B Data Interface ..... 48
Applications Information ..... 49
PCB Layout and Power Supply Recommendations ..... 49
PCB Material And Stackup Selection ..... 49
Fanout and Trace Space Guidelines ..... 51
Component Placement and Routing Guidelines ..... 52
RF and JESD204B Transmission Line Layout ..... 58
Isolation Techniques Used on the ADRV9008-1 Customer Card ..... 60
RF Port Interface Information ..... 62
Outline Dimensions ..... 68

FUNCTIONAL BLOCK DIAGRAM


## ADRV9008-1

## SPECIFICATIONS

Electrical characteristics at $\mathrm{VDDA1P3}^{1}=1.3 \mathrm{~V}, \mathrm{VDDD1P3}$ _DIG $=1.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=$ full operating temperature range. LO frequency $\left(\mathrm{f}_{\mathrm{LO}}\right)=1800 \mathrm{MHz}$, unless otherwise noted. The specifications in Table 1 are not deembedded. Refer to the Typical Performance Characteristics section for input/output circuit path loss. The device configuration profile, unless otherwise specified, is as follows: receiver $=200 \mathrm{MHz}$ (IQ rate = 245.76 MHz ), JESD204B rate $=9.8304$ GSPS, and device clock $=245.76 \mathrm{MHz}$.

Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RECEIVERS |  |  |  |  |  |  |
| Center Frequency |  | 75 |  | 6000 | MHz |  |
| Gain Range |  |  | 30 |  | dB |  |
| Analog Gain Step |  |  | 0.5 |  | dB | Attenuator steps from 0 dB to 6 dB |
|  |  |  | 1 |  | dB | Attenuator steps from 6 dB to 30 dB |
| Bandwidth Ripple |  |  | $\pm 0.5$ |  | dB | 200 MHz bandwidth, compensated by programmable FIR filter |
|  |  |  | $\pm 0.2$ |  | dB | Any 20 MHz bandwidth span, compensated by programmable FIR filter |
| Rx Bandwidth |  |  |  | 200 | MHz |  |
|  |  | 80 |  |  | dB | Due to digital filters |
| Maximum Useable Input Level | Phigh |  |  |  |  | 0 dB attenuation, increases decibel for decibel with attenuation, continuous wave (CW) $=1800 \mathrm{MHz}$, corresponds to -1 dBFS at ADC |
|  |  |  | -11 |  | dBm | $75 \mathrm{MHz}<\mathrm{f} \leq 3000 \mathrm{MHz}$ |
|  |  |  | -10.2 |  | dBm | 3000 MHz < f $\leq 4800 \mathrm{MHz}$ |
|  |  |  | -9.5 |  | dBm | $4800 \mathrm{MHz}<\mathrm{f} \leq 6000 \mathrm{MHz}$ |
| Noise Figure | NF |  |  |  |  | 0 dB attenuation, at Rx port |
|  |  |  | 12 |  | dB | 600 MHz < f $\leq 3000 \mathrm{MHz}$ |
|  |  |  | 13 |  | dB | 3000 MHz < f $\leq 4800 \mathrm{MHz}$ |
|  |  |  | 15.2 |  | dB | $4800 \mathrm{MHz}<\mathrm{f} \leq 6000 \mathrm{MHz}$ |
| Ripple |  |  | 1.8 |  | dB | At band edge maximum bandwidth mode |
| Input Third-Order Intercept Point | IIP3 |  |  |  |  |  |
| Difference Product | IIP3,d |  | 12 |  | dBm | Two ( $\mathrm{P}_{\text {НІGH }}-12$ ) dB tones near band edge |
| Sum Product | IIP3,s |  | 12 |  | dBm | Two ( $\mathrm{P}_{\text {HIGH }}-6$ ) dB tones, at bandwidth/6 offset from the LO |
| HD3 | HD3 |  |  |  |  | ( $\mathrm{P}_{\text {ніGн }}-6$ ) dB CW tone at bandwidth/6 offset from the LO |
|  |  |  | -66 |  | dBc | 600 MHz < f $\leq 4800 \mathrm{MHz}$ |
|  |  |  | -62 |  | dBc | 4800 MHz < f $\leq 6000 \mathrm{MHz}$ |
| Second-Order Input Intermodulation Intercept Point | IIP2 |  | 62 |  | dBm | 0 dB attenuation, complex |
| Image Rejection |  |  | 75 |  | dB | Quadrature error correction (QEC) active, within 200 MHz Rx bandwidth |
| Input Impedance |  |  | 100 |  | $\Omega$ | Differential (see Figure 168) |
| Rx to Rx Isolation |  |  | 65 |  | dB | $600 \mathrm{MHz}<\mathrm{f} \leq 4800 \mathrm{MHz}$ |
|  |  |  | 61 |  | dB | 4800 MHz < f $\leq 6000 \mathrm{MHz}$ |
| Rx Band Spurs Referenced to RF Input at Maximum Gain |  |  | -95 |  | dBm | No more than one spur at this level per 10 MHz of Rx bandwidth |
| Rx LO Leakage at Rx Input at Maximum Gain |  |  |  |  |  | Leakage decreases decibel for decibel with attenuation for first 12 dB |
|  |  |  | -70 |  | dBm | $600 \mathrm{MHz}<\mathrm{f} \leq 3000 \mathrm{MHz}$ |
|  |  |  | -65 |  | dBm | 3000 MHz < $\mathrm{f} \leq 6000 \mathrm{MHz}$ |



| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REFERENCE CLOCK (REF_CLK_IN) <br> Frequency Range Signal Level |  | $\begin{aligned} & 10 \\ & 0.3 \end{aligned}$ |  | $\begin{aligned} & 1000 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{~V} \text { p-p } \end{aligned}$ | AC-coupled, common-mode voltage $\left(\mathrm{V}_{\mathrm{CM}}\right)=618 \mathrm{mV}$, use $<1 \mathrm{~V}$ p-p input clock for best spurious performance |
| AUXILIARY CONVERTERS ADC <br> Resolution Input Voltage Minimum Maximum |  |  | 12 <br> 0.05 <br> VDDA <br> 3P3 - <br> 0.05 |  | Bits <br> V <br> V |  |
| DAC <br> Resolution Output Voltage Minimum Maximum <br> Output Drive Capability |  |  | 10 <br> 0.7 <br> VDDA <br> 3P3- <br> 0.3 <br> 10 |  | Bits <br> V <br> V <br> mA | Includes four offset levels $\begin{aligned} & 1 \mathrm{~V} \mathrm{~V}_{\mathrm{REF}} \\ & 2.5 \mathrm{VV}_{\mathrm{REF}} \end{aligned}$ |
| DIGITAL SPECIFICATIONS (CMOS): SERIAL PERIPHERAL INTERFACE (SPI), GPIO_x <br> Logic Inputs Input Voltage <br> High Level <br> Low Level <br> Input Current <br> High Level <br> Low Level <br> Logic Outputs <br> Output Voltage High Level <br> Low Level <br> Drive Capability |  | VDD_ <br> INTERFACE <br> $\times 0.8$ <br> 0 <br> -10 <br> $-10$ <br> VDD_ <br> INTERFACE <br> $\times 0.8$ | $3$ | VDD <br> INTERFACE <br> VDD <br> INTERFACE <br> $\times 0.2$ <br> $+10$ <br> $+10$ <br> VDD <br> INTERFACE <br> $\times 0.2$ | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> V <br> V <br> mA |  |
| DIGITAL SPECIFICATIONS (CMOS): GPIO_3P3_x <br> Logic Inputs Input Voltage <br> High Level <br> Low Level <br> Input Current <br> High Level <br> Low Level |  | $\begin{aligned} & \text { VDDA_3P3 } \\ & \times 0.8 \\ & 0 \\ & \\ & -10 \\ & -10 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { VDDA_3P3 } \\ & \text { VDDA_3P3 } \\ & \times 0.2 \\ & +10 \\ & +10 \end{aligned}$ | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |  |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic Outputs Output Voltage High Level <br> Low Level <br> Drive Capability |  | $\begin{aligned} & \text { VDDA_3P3 } \\ & \times 0.8 \end{aligned}$ | 4 | $\begin{aligned} & \text { VDDA_3P3 } \\ & \times 0.2 \end{aligned}$ | V <br> V <br> mA |  |
| DIGITAL SPECIFICATIONS, LOW <br> VOLTAGE DIFFERENTIAL <br> SIGNALING (LVDS) <br> Logic Inputs (SYSREF_IN $\pm$, SYNCINx $\pm$ ) <br> Input Voltage Range <br> Input Differential Voltage <br> Threshold <br> Receiver Differential Input Impedance <br> Logic Outputs (SYNCOUTx $\pm$ ) <br> Output Voltage <br> High <br> Low <br> Output Differential Voltage Output Offset Voltage |  | $\begin{aligned} & 825 \\ & -100 \end{aligned}$ $1025$ | 100 <br> 225 <br> 1200 | $\begin{array}{r} 1675 \\ +100 \end{array}$ | mV <br> mV <br> $\Omega$ <br> mV <br> mV <br> mV <br> mV | Each differential input in the pair <br> Internal termination enabled <br> Programmable in 75 mV steps |
| SPITIMING <br> SCLK Period <br> SCLK Pulse Width <br> $\overline{\mathrm{CS}}$ Setup to First SCLK Rising Edge <br> Last SCLK Falling Edge to $\overline{\mathrm{CS}}$ Hold <br> SDIO Data Input Setup to SCLK <br> SDIO Data Input Hold to SCLK <br> SCLK Rising Edge to Output Data Delay (3-Wire Mode or 4Wire Mode) <br> Bus Turnaround Time, Read After Baseband Processor (BBP) Drives Last Address Bit <br> Bus Turnaround Time, Read After ADRV9008-1 Drives Last Data Bit | $t_{C P}$ <br> $\mathrm{t}_{\mathrm{MP}}$ <br> tsc <br> $\mathrm{t}_{\mathrm{HC}}$ <br> ts <br> $t_{H}$ <br> tco <br> thzm <br> thzs | $\begin{aligned} & 20 \\ & 10 \\ & 3 \\ & 0 \\ & 2 \\ & 0 \\ & 0 \\ & 3 \end{aligned}$ |  | 8 <br> tco <br> tco | ns ns ns ns ns ns ns ns ns |  |
| JESD204B DATA OUTPUT TIMING <br> Unit Interval <br> Data Rate Per Channel (NRZ) <br> Rise Time <br> Fall Time <br> Output Common-Mode Voltage <br> Differential Output Voltage <br> Short-Circuit Current <br> Differential Termination Impedance <br> Total Jitter <br> Uncorrelated Bounded High Probability Jitter <br> Duty Cycle Distortion | UI <br> $t_{R}$ <br> $t_{F}$ <br> $V_{\text {cm }}$ <br> VIIFF <br> ldSHORT <br> UBHPJ <br> DCD | $\begin{aligned} & 81.38 \\ & 3125 \\ & 24 \\ & 24 \\ & 0 \\ & 360 \\ & -100 \\ & 80 \end{aligned}$ | 39.5 <br> 39.4 <br> 600 <br> 94.2 <br> 15.13 <br> 0.56 <br> 0.369 | $\begin{aligned} & 320 \\ & 12288 \\ & \\ & 1.8 \\ & 770 \\ & +100 \\ & 120 \end{aligned}$ | ps <br> Mbps <br> ps <br> ps <br> V <br> mV <br> mA <br> $\Omega$ <br> ps <br> ps <br> ps | AC-coupled <br> $20 \%$ to $80 \%$ in $100 \Omega$ load $20 \%$ to $80 \%$ in $100 \Omega$ load AC-coupled <br> Bit error rate $(\mathrm{BER})=10^{-15}$ |

## ADRV9008-1

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYSREF_IN $\pm$ Setup Time to REF_CLK_IN_x | T LAT_FRM | 2.5 |  |  | ns | See Figure 2 |
| SYSREF_IN $\pm$ Hold Time to REF_CLK_IN_x |  | -1.5 |  |  | ns | See Figure 2 |
| Latency |  |  |  |  |  | REF_CLK_IN $=245.76 \mathrm{MHz}$ |
|  |  |  | 89.4 |  | Clock cycles | $\begin{aligned} & \text { Rx bandwidth }=200 \mathrm{MHz}, \mathrm{IQ} \text { rate }=245.76 \\ & \mathrm{MHz}, \text { lane rate }=9830.4 \mathrm{MHz}, \mathrm{M}=2, \mathrm{~L}= \\ & 2, \mathrm{~N}=16, \mathrm{~S}=1 \end{aligned}$ |
|  |  |  | 364.18 |  | ns |  |

${ }^{1}$ VDDA1P3 refers to all analog 1.3 V supplies, including VDDA1P3_RF_SYNTH, VDDA1P3_BB, VDDA1P3_RX_RF, VDDA1P3_RF_VCO_LDO, VDDA1P3_RF_LO, VDDA1P3_DES, VDDA1P3_SER, VDDA1P3_CLOCK_SYNTH, VDDA1P3_CLOCK_VCO_LDO, VDDA1P3_AUX_SYNTH, and VDDA1P3_AUX_VCO_LDO.

## CURRENT AND POWER CONSUMPTION SPECIFICATIONS

Table 2.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY CHARACTERISTICS |  |  |  |  |  |
| VDDA1P3 ${ }^{1}$ Analog Supply | 1.267 | 1.3 | 1.33 | V |  |
| VDDD1P3_DIG Supply | 1.267 | 1.3 | 1.33 | V |  |
| VDDA1P8_AN Supply | 1.71 | 1.8 | 1.89 | V |  |
| VDDA1P8_BB Supply | 1.71 | 1.8 | 1.89 | V |  |
| VDD_INTERFACE Supply | 1.71 | 1.8 | 2.625 | V | CMOS and LVDS supply, 1.8 V to 2.5 V nominal range |
| VDDA_3P3 Supply | 3.135 | 3.3 | 3.465 | V |  |
| POSITIVE SUPPLY CURRENT |  |  |  |  | LO at 2600 MHz |
| 200 MHz Rx Bandwidth |  |  |  |  | Two receivers enabled |
| VDDA1P3 ${ }^{1}$ Analog Supply |  | 1645 |  | mA |  |
| VDDD1P3_DIG Supply |  | 984 |  | mA | Rx QEC active |
| VDDA1P8_AN Supply |  | 0.4 |  | mA |  |
| VDDA1P8_BB Supply |  | 68 |  | mA |  |
| VDD_INTERFACE Supply |  | 8 |  | mA |  |
| VDDA_3P3 Supply |  | 3 |  | mA | No AUXDAC_x or AUXADC_x enabled (if enabled, AUXADC_x adds 2.7 mA , and each AUXDAC_x adds 1.5 mA ) |
| Total Power Dissipation |  | 3.57 |  | W | Typical supply voltages, Rx QEC active |

[^0]
## Preliminary Technical Data

## TIMING DIAGRAMS



Figure 2. SYSREF_IN $\pm$ Setup and Hold Timing


Figure 3. SYSREF_IN $\pm$ Setup and Hold Timing Examples, Relative to Device Clock

## ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Rating |
| :--- | :--- |
| VDDA1P3 ${ }^{1}$ to VSSA | -0.3 V to +1.4 V |
| VDDD1P3_DIG to VSSD | -0.3 V to +1.4 V |
| VDD_INTERFACE to VSSA | -0.3 V to +3.0 V |
| VDDA_3P3 to VSSA | -0.3 V to +3.9 V |
| VDD_INTERFACE Logic Inputs and | -0.3 V to VDD_ |
| $\quad$ Outputs to VSSD | INTERFACE +0.3 V |
| JESD204B Logic Outputs to VSSA | -0.3 V to VDDA1P3_SER |
| Input Current to Any Pin Except | $\pm 10 \mathrm{~mA}$ |
| $\quad$ Supplies |  |
| Maximum Input Power into RF Port | 23 dBm (peak) |
| Maximum Junction Temperature | $110^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

${ }^{1}$ VDDA1P3 refers to all analog 1.3 V supplies, including VDDA1P3_RF_SYNTH, VDDA1P3_BB, VDDA1P3_RX_RF, VDDA1P3_RX, VDDA1P3_RF_VCO_LDO, VDDA1P3_RF_LO, VDDA1P3_CLOCK_SYNTH, VDDA1P3_RX_LO_BUFFER, and VDDA1P3_CLOCK.
Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## REFLOW PROFILE

The ADRV9008-1 reflow profile is in accordance with the JEDEC JESD204B criteria for Pb -free devices. The maximum reflow temperature is $260^{\circ} \mathrm{C}$.

## THERMAL MANAGEMENT

The ADRV9008-1 is a high power device that can dissipate over 3 W depending on the user application and configuration. Because of the power dissipation, the ADRV9008-1 uses an
exposed die package to provide the customer with the most effective method of controlling the die temperature. The exposed die allows cooling of the die directly. Figure 4 shows the profile view of the device mounted to a user printed circuit board (PCB) and a heat sink (typically the aluminum case) to keep the junction (exposed die) below the maximum junction temperature shown in Table 3. The device is designed for a lifetime of 10 years when operating at the maximum junction temperature.

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages. Thermal resistance data for the ADRV9008-1 mounted on both a JEDEC 2S2P test board and a 10-layer Analog Devices, Inc., evaluation board are listed in Table 4. Do not exceed the absolute maximum junction temperature rating in Table 3. 10-layer PCB entries refer to the 10-layer Analog Devices evaluation board, which more accurately reflects the PCB used in customer applications.

Table 4. Thermal Resistance ${ }^{1,2}$

| Package Type | $\boldsymbol{\theta}_{\text {JA }}$ | $\boldsymbol{\theta}_{\text {JС_тор }}$ | $\boldsymbol{\theta}_{\text {Jв }}$ | $\boldsymbol{\Psi}_{\text {Jт }}$ | $\boldsymbol{\Psi}_{\text {Jв }}$ | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{BC}-196-13$ | 21.1 | 0.04 | 4.9 | 0.3 | 4.9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ For the $\theta_{\mathrm{Jc}}$ test, $100 \mu \mathrm{~m}$ thermal interface material (TIM) is used. TIM is assumed to have 3.6 thermal conductivity watts/(meter $\times$ Kelvin).
${ }^{2}$ Using enhanced heat removal techniques such as PCB, heat sink, and airflow improves the thermal resistance values.

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.


Figure 4. Typical Thermal Management Solution

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | vssA | vssA | vssA | vssA | RX2_IN+ | RX2_IN- | vssA | vssA | RX1_IN+ | RX1_IN- | vssA | vssA | vssA | vssA |
| B | VDDA1P3 RX_RF | vSSA | vSSA | vSSA | vSSA | vsSA | $\begin{aligned} & \text { RF_EXT- } \\ & \text { LO_IIO- } \end{aligned}$ | $\begin{aligned} & \text { RF_EXT } \\ & \text { LO_IIO+ } \end{aligned}$ | vSSA | vSSA | vSSA | vSSA | vSSA | vSSA |
| c | GPIO_3p3_0 | GPIO_3p3_3 | VDDA1P3_RX | vSSA | $\begin{aligned} & \text { VDDA1P3 } \\ & \text { RF_ VCOLDO } \end{aligned}$ | VDDA1P3 RF VCO LDO | vDDA1P1 RF_VCO | VDDAAP3 RF LO | vSSA | VDDA1P3 AUX VCO LDO | vSSA | VDDA_3P3 | GPIO_3p3_9 | RBIAS |
| D | GPIO_3p3_1 | GPIO_3p3_4 | vSSA | vSSA | vSSA | vSSA | vSSA | vSSA | vSSA | VDDA1P1 AUX VCO | vSSA | vSSA | GPIO_3p3_8 | GPIO_3p3_10 |
| E | GPIO_3p3_2 | GPIO_3p3_5 | GPIO_3p3_6 | VDDA1P8_BB | VDDA1P3_BB | vSSA | REF_CLK_IN+ | REF_CLK_IN- | vSSA | AUX SYNTH | AUXADC_3 | VDDA1P8_AN | GPIO_3p3_7 | GPIO_3p3_11 |
| F | vssA | vssa | AUXADC_0 | AUXADC_1 | vssA | vssa | vSSA | vssA | vssa | vssa | AUXADC_2 | vssA | vssA | vssA |
| G | vssA | vssA | vssA | vSSA | VDDA1P3 SYNTH | vssa | VDDA1P3 RF_SYNTH | VDDA1P3 AUX_SYNTH | $\begin{aligned} & \text { RF }{ }_{\text {VTUNTH }}^{\text {SYUNE }} \end{aligned}$ | vssA | vssa | vssa | vssa | vssA |
| H | DNC | vssa | vssa | vssa | vssa | vssa | vssA | vssA | vssa | vssa | GPIO_12 | GPIO_11 | vssa | dNC |
| J | DNC | vSSA | GPIO_18 | $\overline{\text { RESET }}$ | $\stackrel{\text { GP }}{\text { INTERRUPT }}$ | TEST | GPIO_2 | GPIO_1 | SDIO | SDO | GPIO_13 | GPIO_10 | vSSA | DNC |
| K | vssA | vssA | SYSREF_IN+ | SYSREF_IN- | GPIO 5 | GPIO_4 | GPIO_3 | GPIO_0 | SCLK | $\overline{\text { cs }}$ | GPIO_14 | GPIO_9 | vssA | vssA |
| L | vSSA | vSSA | SYNCIN1- | $\overline{\text { SYNCIN1+ }}$ | GPIO_6 | GPIO_7 | vSSD | $\underset{\text { DIG }}{\text { VDDD }}$ | $\begin{gathered} \text { VDDDIP3 } \\ \text { DIG } \end{gathered}$ | vSSD | GPIO_15 | GPIO_8 | $\begin{gathered} \text { VDDA1P3 } \\ \text { SER } \end{gathered}$ | $\begin{gathered} \text { VDDA1P3 } \\ \text { SER } \end{gathered}$ |
| M | vDDA1P1 CLOCK VCo | vSSA | SYNCINO- | $\overline{\text { SYNCINO+ }}$ | RX1_ENABLE | vSSD | RX2_ENABLE | vSSD | vSSA | GPIO_17 | GPIO_16 | $\begin{aligned} & \text { VDD } \\ & \text { INTERFACE } \end{aligned}$ | $\begin{gathered} \text { VDDA1P3 } \\ \text { SER } \end{gathered}$ | $\begin{gathered} \text { VDDA1P3 } \\ \text { SER } \end{gathered}$ |
| N | VDDA1P3 CLOCK VCO LDO $\qquad$ | vSSA | SERDOUT3- | SERDOUT3+ | SERDOUT2- | SERDOUT2+ | vSSA | $\begin{gathered} \text { VDDA1P3 } \\ \text { SER } \end{gathered}$ | $\begin{gathered} \text { VDDA1P3 } \\ \text { SER } \end{gathered}$ | $\underset{\text { SER }}{\text { VDDA1P3 }}$ | $\begin{gathered} \text { VDDA1P3 } \\ \text { SER } \end{gathered}$ | $\begin{gathered} \text { VDDA1P3 } \\ \text { SER } \end{gathered}$ | $\begin{gathered} \text { VDDA1P3 } \\ \text { SER } \end{gathered}$ | vSSA |
| P | AUX SYNTH VTUNE | vSSA | vssA | SERDOUT1- | SERDOUT1+ | SERDOUTO- | SERDOUT0+ | $\begin{gathered} \text { VDDA1P3 } \\ \text { SER } \end{gathered}$ | $\begin{gathered} \text { VDDA1P3 } \\ \text { SER } \end{gathered}$ | vssA | $\begin{gathered} \text { VDDA1P3 } \\ \text { SER } \end{gathered}$ | $\begin{gathered} \text { VDDA1P3 } \\ \text { SER } \end{gathered}$ | $\begin{gathered} \text { VDDA1P3 } \\ \text { SER } \end{gathered}$ | $\begin{gathered} \text { VDDA1P3 } \\ \text { SER } \end{gathered}$ |

ADRV9008-1

## ADRV9008-1

Table 5. Pin Function Descriptions

| Pin No. | Type | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| A1, A2, A3, A4, A7, A8, A11, A12, A13, A14, B2, B3, B4, B5, B6, B9, B10, B11, B12, B13, B14, C4, C9, C11, D3, D4, D5, D6, D7, D8, D9, D11, D12, E6, E9, F1, F2, F5, F6, F7, F8, F9, F10, F12, F13, F14, G1, G2, G3, G4, G6, G10, G11, G12, G13, G14, H2, H3, H4, H5, H6, H7, H8, H9, H10, H13, J2, J13, K1, K2, K13, K14, L1, L2, M2, M9, N2, N7, N14, P2, P3, P10 | Input | VSSA | Analog Supply Voltage (Vss). |
| A5, A6 | Input | RX2_IN+, RX2_IN- | Differential Input for Receiver 1. When unused, connect these pins to ground. |
| A9, A10 | Input | RX1_IN+, RX1_IN- | Differential Input for Receiver 2. When unused, connect these pins to ground. |
| B1 | Input | VDDA1P3_RX_RF | Receiver Mixer Supply. |
| B7, B8 | Input | RF_EXT_LO_I/O-, RF_EXT_LO_I/O+ | Differential External LO Input/Output. If these pins are used for external LO, input frequency must be $2 \times$ the desired carrier frequency. When unused, do not connect these pins. |
| C1 | Input/ output | GPIO_3p3_0 | GPIO Pin Referenced to 3.3 V Supply. The alternate function is AUXDAC_4. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or this pin can be left floating, programmed as outputs, and driven low. |
| C2 | Input/ output | GPIO_3p3_3 | GPIO Pin Referenced to 3.3 V Supply. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low. |
| C13 | Input/ output | GPIO_3p3_9 | GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_9. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low. |
| D1 | Input/ output | GPIO_3p3_1 | GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_5. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low. |
| D2 | Input/ output | GPIO_3p3_4 | GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_6. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low. |
| D13 | Input/ output | GPIO_3p3_8 | GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_1. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low. |

ADRV9008-1

| Pin No. | Type | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| D14 | Input/ output | GPIO_3p3_10 | GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_0. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low. |
| E1 | Input/ output | GPIO_3p3_2 | GPIO Pin Referenced to 3.3 V Supply. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low. |
| E2 | Input/ output | GPIO_3p3_5 | GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_7. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low. |
| E3 | Input/ output | GPIO_3p3_6 | GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_8. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low. |
| E13 | Input/ output | GPIO_3p3_7 | GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_2. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low. |
| E14 | Input/ output | GPIO_3p3_11 | GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_3. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low. |
| C3 | Input | VDDA1P3_RX | 1.3 V Supply for Receiver Baseband Circuits, Transimpedance Amplifier (TIA), Baseband Filters, and Auxiliary DACs. |
| C5, C6 | Input | VDDA1P3_RF_VCO_LDO | RF VCO Low Dropout (LDO) Supply Inputs. Connect Pin C5 to Pin C6. Use a separate trace to a common supply point. |
| C7 | Input | VDDA1P1_RF_VCO | 1.1 V VCO Supply. Decouple this pin with $1 \mu \mathrm{~F}$. |
| C8 | Input | VDDA1P3_RF_LO | 1.3 V LO Generator for RF Synthesizer. This pin is sensitive to aggressors. |
| C10 | Input | VDDA1P3_AUX_VCO_LDO | 1.3 V Supply. |
| C12 | Input | VDDA_3P3 | General-Purpose Output Pull-Up Voltage and Auxiliary DAC Supply Voltage. |
| C14 | Input/ output | RBIAS | Bias Resistor. Tie this pin to ground using a $14.3 \mathrm{k} \Omega$ resistor. This pin generates an internal current based on an external 1\% resistor. |
| D10 | Input | VDDA1P1_AUX_VCO | 1.1 V VCO Supply. Decouple with $1 \mu \mathrm{~F}$. |
| E4 | Input | VDDA1P8_BB | 1.8 V Supply for the ADC and DAC. |
| E5 | Input | VDDA1P3_BB | 1.3 V Supply for ADC, DAC, and AUXADC. |
| E7, E8 | Input | REF_CLK_IN+, REF_CLK_IN- | Device Clock Differential Input. |
| E10 | Output | AUX_SYNTH_OUT | Auxiliary PLL Output. When unused, do not connect this pin. |
| E12 | Input | VDDA1P8_AN | 1.8V Bias Supply for Analog Circuitry. |
| F3, F4, F11, E11 | Input | AUXADC_0 to AUXADC_3 | Auxiliary ADC Input. When unused, connect these pins to ground with a pull-down resistor, or connect directly to ground. |
| G5 | Input | VDDA1P3_CLOCK_SYNTH | 1.3 V Supply Input for Clock Synthesizer. Use a separate trace on the PCB back to a common supply point. |


| Pin No. | Type | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| G7 | Input | VDDA1P3_RF_SYNTH | 1.3 V RF Synthesizer Supply Input. This pin is sensitive to aggressors. |
| G8 | Input | VDDA1P3_AUX_SYNTH | 1.3 V Auxiliary Synthesizer Supply Input. |
| G9 | Output | RF_SYNTH_VTUNE | RF Synthesizer VTUNE Output. |
| H1, J1, H14, J14 | DNC | DNC | Do Not Connect These Pins. |
| H11 | Input/ output | GPIO_12 | Digital GPIO, 1.8 V to 2.5 V . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| H12 | Input/ output | GPIO_11 | Digital GPIO, 1.8 V to 2.5 V . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| J11 | Input/ output | GPIO_13 | Digital GPIO, 1.8 V to 2.5 V . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| J12 | Input/ output | GPIO_10 | Digital GPIO, 1.8 V to 2.5 V . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| J3 | Input/ output | GPIO_18 | Digital GPIO, 1.8 V to 2.5 V . The joint test action group (JTAG) function is TCLK. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| J7 | Input/ output | GPIO_2 | Digital GPIO, 1.8 V to 2.5 V . The user sets the JTAG function to 0. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| J8 | Input/ output | GPIO_1 | Digital GPIO, 1.8 V to 2.5 V . The user sets the JTAG function to 0 . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| K5 | Input/ output | GPIO_5 | Digital GPIO, 1.8 V to 2.5 V . The JTAG function is TDO. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| K6 | Input/ output | GPIO_4 | Digital GPIO, 1.8 V to 2.5 V . The JTAG function is TRST. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |


| Pin No. | Type | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| K7 | Input/ output | GPIO_3 | Digital GPIO, 1.8 V to 2.5 V . The user sets the JTAG function to 1. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| K8 | Input/ output | GPIO_0 | Digital GPIO, 1.8 V to 2.5 V . The user sets the JTAG function to 1 . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| K11 | Input/ output | GPIO_14 | Digital GPIO, 1.8 V to 2.5 V . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| K12 | Input/ output | GPIO_9 | Digital GPIO, 1.8 V to 2.5 V . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| L5 | Input/ output | GPIO_6 | Digital GPIO, 1.8 V to 2.5 V . The JTAG function is TDI. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| L6 | Input/ output | GPIO_7 | Digital GPIO, 1.8 V to 2.5 V . The JTAG function is TMS. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| L11 | Input/ output | GPIO_15 | Digital GPIO, 1.8 V to 2.5 V . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| L12 | Input/ output | GPIO_8 | Digital GPIO, 1.8 V to 2.5 V . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| M10 | Input/ output | GPIO_17 | Digital GPIO, 1.8 V to 2.5 V . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| M11 | Input/ output | GPIO_16 | Digital GPIO, 1.8 V to 2.5 V . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| J10 | Output | SDO | Serial Data Output. In SPI 3-Wire mode, do not connect this pin. |
| J4 | Input | $\overline{\text { RESET }}$ | Active Low Chip Reset. |
| J5 | Output | GP_INTERRUPT | General-Purpose Digital Interrupt Output Signal. When unused, do not connect this pin. |
| J6 | Input | TEST | Pin Used for JTAG Boundary Scan. When unused, connect this pin to ground. |
| J9 | Input/ output | SDIO | Serial Data Input in 4-Wire Mode or Input/Output in 3-Wire Mode. |


| Pin No. | Type | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| K10 | Input | $\overline{\overline{C S}}$ | Serial Data Bus Chip Select, Active Low. |
| K3, K4 | Input | SYSREF_IN+, SYSREF_IN- | LVDS Input. |
| K9 | Input | SCLK | Serial Data Bus Clock. |
| L13, L14, M13, M14, N8 to N12, N13, P8, P9, P11 to P14 | Input | VDDA1P3_SER | 1.3 V Supply for JESD204B Serializer. |
| L3, L4 | Input | $\overline{\text { SYNCIN1-, }} \overline{\text { SYNCIN1+ }}$ | LVDS Input. When unused, connect these pins to ground with a pull-down resistor, or connect directly to ground. |
| L7, L10, M6, M8 | Input | VSSD | Digital $\mathrm{V}_{55}$. |
| L8, L9 | Input | VDDD1P3_DIG | 1.3 V Digital Core. Connect Pin L8 to Pin L9. Use a separate trace to a common supply point. |
| M1 | Input | VDDA1P1_CLOCK_VCO | 1.1 V VCO Supply. Decouple this pin with $1 \mu \mathrm{~F}$. |
| M12 | Input | VDD_INTERFACE | Input/Output Interface Supply, 1.8V to 2.5 V . |
| M3, M4 | Input | $\overline{\text { SYNCINO-, }} \overline{\text { SYNCINO+ }}$ | JESD204B Receiver Channel 1. These pins form the sync signal associated with receiver channel data on the JESD204B interface. When unused, connect these pins to ground with a pull-down resistor, or connect directly to ground. |
| M5 | Input | RX1_ENABLE | Receiver 1 Enable Pin. When unused, connect these pins to ground with a pull-down resistor, or connect directly to ground. |
| M7 | Input | RX2_ENABLE | Receiver 2 Enable Pin. When unused, connect these pins to ground with a pull-down resistor, or connect directly to ground. |
| N1 | Input | VDDA1P3_CLOCK_VCO_LDO | 1.3 V . Use a separate trace to a common supply point. |
| N3, N4 | Output | SERDOUT3-, SERDOUT3+ | RF Current Mode Logic (CML) Differential Output 3. When unused, do not connect these pins. |
| N5, N6 | Output | SERDOUT2-, SERDOUT2+ | RF CML Differential Output 2. When unused, do not connect these pins. |
| P1 | Output | AUX_SYNTH_VTUNE | Auxiliary Synthesizer VTUNE Output. |
| P4, P5 | Output | SERDOUT1-, SERDOUT1+ | RF CML Differential Output 1. When unused, do not connect these pins. |
| P6, P7 | Output | SERDOUT0-, SERDOUT0+ | RF CML Differential Output 0 . When unused, do not connect these pins. |

## Preliminary Technical Data

## TYPICAL PERFORMANCE CHARACTERISTICS

The temperature settings refer to the die temperature.
75 MHz TO 525 MHz BAND


Figure 6. Receiver LO Leakage vs. Receiver LO Frequency, LO $=75 \mathrm{MHz}, 300 \mathrm{MHz}$, and $525 \mathrm{MHz}, 0$ dB Receiver Attenuation, 50 MHz RF Bandwidth, 61.44 MSPS Sample Rate


Figure 7. Receiver Noise Figure vs. Attenuation, $L O=75 \mathrm{MHz}, 50 \mathrm{MHz}$ Bandwidth, 61.44 MSPS Sample Rate, 1 MHz to 25 MHz Integration Bandwidth


Figure 8. Receiver Noise Figure vs. Attenuation, 300 MHz LO, 50 MHz Bandwidth, 61.44 MSPS Sample Rate, 1 MHz to 25 MHz Integration Bandwidth


Figure 9. Receiver Noise Figure vs. Attenuation, LO $=525 \mathrm{MHz}, 50 \mathrm{MHz}$ Bandwidth, 61.44 MSPS Sample Rate, 1 MHz to 25 MHz Integration Bandwidth


Figure 10. Receiver Noise Figure vs. Receiver LO Frequency, 0 dB Receiver Attenuation, 50 MHz RF Bandwidth, 61.44 MSPS Sample Rate, $\pm 25 \mathrm{MHz}$ Integration Bandwidth


Figure 11. Receiver Noise Figure vs. Receiver Offset Frequency from LO, 200 kHz Integration Bandwidth, LO = 75 MHz


Figure 12. Receiver Noise Figure vs. Receiver Offset Frequency from LO, 200 kHz Integration Bandwidth, LO = 300 MHz


Figure 13. Receiver Noise Figure vs. Receiver Offset Frequency from LO, 200 kHz Integration Bandwidth, $\mathrm{LO}=525 \mathrm{MHz}$


Figure 14. Receiver IIP2 vs. Attenuation, $L O=75 \mathrm{MHz}$, Tones Placed at 82.5 MHz and 83.5 MHz, -23.5 dBm Plus Attenuation


Figure 15. Receiver IIP2 vs. Attenuation, $L O=300 \mathrm{MHz}$, Tones Placed at 310 MHz and 311 MHz , -23.5 dBm Plus Attenuation


Figure 16. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Receiver Attenuation, $L O=75 \mathrm{MHz}, 10$ Tone pairs, -23.5 dBm Each


Figure 17. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Receiver Attenuation, $\mathrm{LO}=300 \mathrm{MHz}$, 10 Tone pairs, -23.5 dBm Each


Figure 18. Receiver IIP2 vs. Receiver Attenuation, $\mathrm{LO}=75 \mathrm{MHz}$, Tones Placed at 77 MHz and 97 MHz , -23.5 dBm Plus Attenuation


Figure 19. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Receiver Attenuation, $L O=75 \mathrm{MHz}$, Tone $1=77 \mathrm{MHz}$, Tone 2 Swept, -23.5 dBm Each


Figure 20. Receiver IIP3 vs. Attenuation, 300 MHz LO, Tone $1=325 \mathrm{MHz}$, Tone $2=$ $326 \mathrm{MHz},-21 \mathrm{dBm}$ Plus Attenuation


Figure 21. Receiver IIP3 Across Bandwidth, 0 dB Receiver Attenuation, $L O=$ 300 MHz , Tone $1=$ Tone $2+1 \mathrm{MHz},-21 \mathrm{dBm}$ Each, Swept Across Pass Band


Figure 22. Receiver IIP3 vs. Attenuation, 300 MHz LO, Tone $1=302 \mathrm{MHz}$, Tone $2=$ $322 \mathrm{MHz},-19 \mathrm{dBm}$ Plus Attenuation


Figure 23. Receiver IIP3 Across Bandwidth, 0 dB Receiver Attenuation, 300 MHz LO, Tone $1=302 \mathrm{MHz}$, Tone 2 Swept Across Pass Band, -19 dBm Each


Figure 24. Receiver Image vs. Baseband Frequency Offset, 0 dB Attenuation, 50 MHz RF Bandwidth, Tracking Calibration Active, 61.44 MSPS Sample Rate, $L O=75 \mathrm{MHz}$


Figure 25. Receiver Image vs. Baseband Frequency Offset, $0 d B$ Attenuation, 50 MHz RF Bandwidth, Tracking Calibration Active, 61.44 MSPS Sample Rate, $L O=300 \mathrm{MHz}$


Figure 26. Receiver Image vs. Baseband Frequency Offset, $0 d B$ Attenuation, 50 MHz RF Bandwidth, Tracking Calibration Active, 61.44 MSPS Sample Rate,


Figure 27. Receiver Image vs. Attenuator Setting, 25 MHz RF Bandwidth, Tracking Calibration Active, 61.44 MSPS Sample Rate, $L O=75 \mathrm{MHz}$, Baseband Frequency $=25 \mathrm{MHz}$


Figure 28. Receiver Image vs. Attenuator Setting, 25 MHz RF Bandwidth, Tracking Calibration Active, 61.44 MSPS Sample Rate, LO = 325 MHz, Baseband Frequency $=25 \mathrm{MHz}$


Figure 29. Receiver Gain vs. Attenuator Setting, 50 MHz RF Bandwidth, 61.44 MSPS Sample Rate, $L O=75 \mathrm{MHz}$


Figure 30. Receiver Gain vs. Attenuator Setting, 50 MHz RF Bandwidth, 61.44 MSPS Sample Rate, $L O=325 \mathrm{MHz}$


Figure 31. Receiver Gain vs. Attenuator Setting, 50 MHz RF Bandwidth, 61.44 MSPS Sample Rate, $L O=525 \mathrm{MHz}$


Figure 32. Receiver Gain vs. LO Frequency, 50 MHz RF Bandwidth, 61.44 MSPS Sample Rate


Figure 33. Receiver Gain Step Error vs. Receiver Attenuator Setting, $L O=75 \mathrm{MHz}$


Figure 34. Receiver Gain Step Error vs. Receiver Attenuator Setting, $L O=325 \mathrm{MHz}$


Figure 35. Receiver Gain Step Error vs. Receiver Attenuator Setting, $L O=525 \mathrm{MHz}$


Figure 36. Normalized Receiver Baseband Flatness vs. Baseband Offset
Frequency, $L O=75 \mathrm{MHz}$


Figure 37. Receiver DC Offset vs. Receiver LO Frequency


Figure 38. Receiver DC Offset vs. Receiver Attenuator Setting, $L O=75 \mathrm{MHz}$


Figure 39. Receiver DC Offset vs. Receiver Attenuator Setting, $L O=525 \mathrm{MHz}$


Figure 40. Receiver HD2 Left vs. Baseband Frequency Offset and Attenuation. Tone Level -21 dBm at Attenuation $=0 . X$-Axis is Baseband Frequency Offset of Fundamental Tone, Not Frequency of HD2 Product (HD2 Product is $2 \times$ Baseband Frequency). HD2 Canceller Disabled. $L O=75 \mathrm{MHz}$.


Figure 41. Receiver HD2 Left vs. Baseband Frequency Offset and Attenuation. Tone Level -21 dBm at Attenuation $=0$. X-Axis is Baseband Frequency Offset of Fundamental Tone, Not Frequency of HD2 Product (HD2 Product is $2 \times$ Baseband Frequency). HD2 Canceller Disabled. LO $=300 \mathrm{MHz}$.


Figure 42. Receiver HD2 Left vs. Baseband Frequency Offset and Attenuation. Tone Level -21 dBm at Attenuation $=0 . X$-Axis $=$ Baseband Frequency Offset of Fundamental Tone and Not Frequency of HD2 Product (HD2 Product $=2 \times$ Baseband Frequency). HD2 Canceller Disabled, LO =525 MHz.


Figure 43. Receiver HD3 Left and Right vs. Frequency Offset from LO and Attenuation, Tone Level -16 dBm at Attenuation $=0, L O=75 \mathrm{MHz}$


Figure 44. Receiver HD3 Left and Right vs. Frequency Offset from LO and Attenuation, Tone Level -17 dBm at Attenuation $=0, L O=300 \mathrm{MHz}$


Figure 45. Receiver HD3 Left and Right vs. Frequency Offset from LO and Attenuation, Tone Level -17 dBm at Attenuation $=0, L O=525 \mathrm{MHz}$


Figure 46. Error Vector Magnitude (EVM) vs. LTE 20 MHz RF Input Power, LTE 20 MHz RF Signal, LO $=75 \mathrm{MHz}$, Default AGC Settings


Figure 47. EVM vs. LTE 20 MHz RF Input Power, LTE 20 MHz RF Signal, LO $=300 \mathrm{MHz}$, Default AGC Settings


Figure 48. EVM vs. LTE 20 MHz RF Input Power, LTE 20 MHz RF Signal, $L O=525 \mathrm{MHz}$, Default AGC Settings


Figure 49. Receiver to Receiver Isolation vs. LO Frequency, 10 MHz Baseband Frequency


Figure 50. LO Phase Noise vs. Frequency Offset, $L O=75 \mathrm{MHz}$, RMS Phase Error Integrated from 2 kHz to 18 MHz, PLL Loop Bandwidth $=300 \mathrm{kHz}$


Figure 51. LO Phase Noise vs. Frequency Offset, $L O=300 \mathrm{MHz}$, RMS Phase Error Integrated from 2 kHz to 18 MHz, PLL Loop Bandwidth $=300 \mathrm{kHz}$


Figure 52. LO Phase Noise vs. Frequency Offset, $L O=525 \mathrm{MHz}$, RMS Phase Error Integrated from 2 kHz to 18 MHz, PLL Loop Bandwidth $=300 \mathrm{kHz}$

## 650 MHz TO 3000 MHz BAND



Figure 53. Receiver Matching Circuit Path Loss vs. LO Frequency, Used for Deembedding Performance Data


Figure 54. Receiver LO Leakage vs. Receiver LO Frequency, 0 dB Receiver Attenuation, 200 MHz RF Bandwidth, 245.76 MSPS Sample Rate


Figure 55. Receiver Noise Figure vs. Attenuation, 650 MHz LO, 200 MHz Bandwidth, 245.76 MSPS Sample Rate, 500 kHz to 100 MHz Integration Bandwidth


Figure 56. Receiver Noise Figure vs. Attenuation, 1850 MHz LO, 200 MHz Bandwidth, 245.76 MSPS Sample Rate, 500 kHz to 100 MHz Integration Bandwidth


Figure 57. Receiver Noise Figure vs. Attenuation, 2850 MHz LO, 200 MHz Bandwidth, 245.76 MSPS Sample Rate, 500 kHz to 100 MHz Integration Bandwidth


Figure 58. Receiver Noise Figure vs. Receiver LO Frequency, 0 dB Receiver Attenuation, 200 MHz RF Bandwidth, 245.76 MSPS Sample Rate, $\pm 100 \mathrm{MHz}$ Integration Bandwidth


Figure 59. Receiver Noise Figure vs. Receiver Offset Frequency from LO, 200 kHz Integration Bandwidth, $\mathrm{LO}=650 \mathrm{MHz}$


Figure 60. Receiver Noise Figure vs. Receiver Offset Frequency from LO, 200 kHz Integration Bandwidth, $\mathrm{LO}=1850 \mathrm{MHz}$


Figure 61. Receiver Noise Figure vs. Receiver Offset Frequency from LO, 200 kHz Integration Bandwidth, $\mathrm{LO}=2850 \mathrm{MHz}$


Figure 62. Receiver Noise Figure vs. Continuous Wave Out of Band Blocker Level, $L$ O $=1685$ MHz, Blocker $=2085 \mathrm{MHz}$


Figure 63. Receiver IIP2 vs. Attenuation, LO $=1800 \mathrm{MHz}$, Tones Placed at 1845 MHz and $1846 \mathrm{MHz},-21 \mathrm{dBm}$ Each at Attenuation $=0$


Figure 64. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB
Receiver Attenuation, $L O=800 \mathrm{MHz}$, Six Tone Pairs, -21 dBm Each


Figure 65. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Receiver Attenuation, LO $=1800 \mathrm{MHz}$, Six Tone Pairs, - 21 dBm Each


Figure 66. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Receiver Attenuation, LO = 2900 MHz , Six Tone Pairs, -21 dBm Each


Figure 67. Receiver IIP2 vs. Receiver Attenuation, $L O=1800 \mathrm{MHz}$, Tone $1=$ 1802 MHz and Tone $2=1892 \mathrm{MHz},-21 \mathrm{dBm}$ Each at Attenuation $=0$


Figure 68. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Receiver Attenuation, $L O=800 \mathrm{MHz}$, Tone $1=802 \mathrm{MHz}$, Tone 2 Swept Across Pass Band, - 21 dBm Each


Figure 69. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Receiver Attenuation, LO $=1800 \mathrm{MHz}$, Tone $1=1802 \mathrm{MHz}$, Tone 2 Swept Across Pass Band, -21 dBm Each


Figure 70. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Receiver Attenuation, LO $=2900 \mathrm{MHz}$, Tone $1=2902 \mathrm{MHz}$, Tone 2 Swept Across Pass Band, -21 dBm Each


Figure 71. Receiver IIP3 vs. Attenuation, $L O=1800 \mathrm{MHz}$, Tone $1=$ 1890 MHz , Tone $2=1891 \mathrm{MHz},-21 \mathrm{dBm}$ Each at Attenuation $=0$


TONE2 = TONE1 + 1MHz; SWEPT ACROSS PASSBAND RECEIVER ATTENUATION $=0$

Figure 72. Receiver IIP3 Across Bandwidth, $0 d B$ Receiver Attenuation, $L O=800 \mathrm{MHz}$, Tone $2=$ Tone $1+1 \mathrm{MHz},-21 \mathrm{dBm}$ Each, Swept Across Pass Band


Figure 73. Receiver IIP3 Across Bandwidth, $0 d B$ Receiver Attenuation, $L O=$ 1800 MHz , Tone 2 = Tone $1+1 \mathrm{MHz}$, -21 dBm Each, Swept Across Pass Band


Figure 74. Receiver IIP3 Across Bandwidth, 0 dB Receiver Attenuation, $L O=$ 2900 MHz , Tone 2 = Tone $1+1 \mathrm{MHz}$, -21 dBm Each, Swept Across Pass Band


Figure 75. Receiver IIP3 vs. Receiver Attenuation, LO $=1800 \mathrm{MHz}$, Tone $1=$ 1802 MHz , Tone $2=1892 \mathrm{MHz},-21 \mathrm{dBm}$ Each at Attenuation $=0$



Figure 76. Receiver IIP3 Across Bandwidth, 0 dB Receiver Attenuation, $L O=$ 800 MHz , Tone $1=802 \mathrm{MHz}$, Tone 2 Swept Across Pass Band, -21 dBm Each


Figure 77. Receiver IIP3 Across Bandwidth, 0 dB Receiver Attenuation, LO = 1800 MHz , Tone $1=1802 \mathrm{MHz}$, Tone 2 Swept Across Pass Band, -21 dBm Each


Figure 78. Receiver IIP3 Across Bandwidth, 0 dB Receiver Attenuation, $\mathrm{LO}=$ 2900 MHz, Tone $1=2902$ MHz, Tone 2 Swept Across Pass Band, -21 dBm Each


Figure 79. Receiver Image vs. Baseband Frequency Offset, $0 d B$ Attenuation, 200 MHz RF Bandwidth, Tracking Calibration Active, 245.76 MSPS Sample Rate, $\mathrm{LO}=650 \mathrm{MHz}$


Figure 80. Receiver Image vs. Baseband Frequency Offset, 0 dB Attenuation, 200 MHz RF Bandwidth, Tracking Calibration Active, 245.76 MSPS Sample Rate, LO $=1850 \mathrm{MHz}$


Figure 81. Receiver Image vs. Baseband Frequency Offset, 0 dB Attenuation, 200 MHz RF Bandwidth, Tracking Calibration Active, 245.76 MSPS Sample Rate, LO $=2850 \mathrm{MHz}$


Figure 82. Receiver Image vs. Attenuator Setting, 200 MHz RF Bandwidth, Tracking Calibration Active, 245.76 MSPS Sample Rate, LO = 1850 MHz


Figure 83. Receiver Gain vs. Attenuation, 20 MHz RF Bandwidth, 245.76 MSPS Sample Rate, LO = 1850 MHz


Figure 84. Receiver Gain vs. LO Frequency, 20 MHz RF Bandwidth, 245.76 MSPS Sample Rate


Figure 85. Receiver Gain Step Error vs. Receiver Attenuator Setting


Figure 86. Normalized Receiver Baseband Flatness vs. Receiver Attenuator Setting, $L O=2600 \mathrm{MHz}$


Figure 87. Receiver DC Offset vs. Receiver LO Frequency


Figure 88. Receiver DC Offset vs. Receiver Attenuator Setting, LO $=1850 \mathrm{MHz}$


Figure 89. Receiver HD2, Left vs. Baseband Frequency Offset, Tone Level = -15 dBm at Attenuation $=0$, HD2 Correction Configured for Low-Side Optimization, X-Axis = Baseband Frequency Offset of Fundamental Tone and Not the Frequency of the HD2 Product (HD2 Product $=2 \times$ Baseband Frequency), $\mathrm{LO}=650 \mathrm{MHz}$


Figure 90. Receiver HD2, Left vs. Baseband Frequency Offset and Attenuation, Tone Level $=-15 \mathrm{dBm}$ at Attenuation $=0$, HD2 Correction Configured for Low-Side Optimization, X-Axis = Baseband Frequency Offset of the Fundamental Tone and Not the Frequency of the HD2 Product (HD2 Product $=2 \times$ the Baseband Frequency), $L O=1850 \mathrm{MHz}$


Figure 91. Receiver HD2, Left vs. Baseband Frequency Offset and Attenuation, Tone Level $=-15 \mathrm{dBm}$ at Attenuation $=0$, HD2 Correction Configured for Low-Side Optimization, X-Axis = Baseband Frequency Offset of the Fundamental Tone and Not the Frequency of the HD2 Product (HD2 Product $=2 \times$ the Baseband Frequency), $L O=2850 \mathrm{MHz}$


Figure 92. Receiver HD3, Left and Right vs. Frequency Offset from LO, Tone Level $=-15 \mathrm{dBm}$ at Attenuation $=0, L O=650 \mathrm{MHz}$


Figure 93. Receiver HD3, Left and Right vs. Frequency Offset from LO, Tone Level $=-15 \mathrm{dBm}$ at Attenuation $=0, L O=1850 \mathrm{MHz}$


Figure 94. Receiver HD3, Left and Right vs. Frequency Offset from LO, Tone Level $=-15 \mathrm{dBm}$ at Attenuation $=0, L O=2850 \mathrm{MHz}$


Figure 95. Receiver HD3, Left and Right, Baseband Tone Held Constant, Tone Level Increased 1 for 1 as Attenuator is Swept from 0 dB to 30 dB, HD3 Right (High Side), Tone on Same Side as HD3 Product; HD3 Left (Low Side), Tone on Opposite Side of HD3 Product; CW Signal, LO $=1850 \mathrm{MHz}$; Temperature =
$-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$, and $+110^{\circ} \mathrm{C}$; Tone Level $=-15 \mathrm{dBm}$ at Attenuation $=0$


Figure 96. EVM vs. LTE 20 MHz RF Input Power, LTE 20 MHz RF Signal, $L O=600 \mathrm{MHz}$


Figure 97. EVM vs. LTE 20 MHz RF Input Power, LTE 20 MHz RF Signal, $L O=1800 \mathrm{MHz}$


Figure 98. EVM vs. LTE 20 MHz RF Input Power, LTE 20 MHz RF Signal, $L O=2700 \mathrm{MHz}$


Figure 99. Receiver to Receiver Isolation (dB) vs. LO Frequency (MHz)


Figure 100. LO Phase Noise vs. Frequency Offset, $L O=1900 \mathrm{MHz}$. RMS Phase Error Integrated from 2 kHz to 18 MHz , Spectrum Analyzer Limits Far Out Noise

## 3400 MHz TO 4800 MHz BAND



Figure 101. Receiver Off Chip Matching Circuit Path Loss vs. LO Frequency (Simulation), Used for Deembedding Performance Data


Figure 102. Receiver LO Leakage from 3600 MHz to $4600 \mathrm{MHz}, 0 \mathrm{~dB}$ Receiver Attenuation, 200 MHz RF Bandwidth, 245.76 MSPS Sample Rate


Figure 103. Receiver Noise Figure vs. Attenuation, LO = 3600 MHz , 200 MHz Bandwidth, 245.76 MSPS Sample Rate, 500 kHz to 100 MHz Integration Bandwidth


Figure 104. Receiver Noise Figure vs. Attenuation, $L O=4600$ MHz, 200 MHz Bandwidth, 245.76 MSPS Sample Rate, 500 kHz to 100 MHz Integration Bandwidth


Figure 105. Receiver IIP2 vs. Attenuation, LO = 3600 MHz , Tones Placed at 3645 MHz and 3646 MHz , -21 dBm Plus Attenuation


Figure 106. Receiver IIP2 vs. Attenuation, $L O=4600 \mathrm{MHz}$, Tones Placed at 4645 MHz and 4646 MHz , -21 dBm Plus Attenuation


Figure 107. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Attenuation, $L O=3600 \mathrm{MHz}$, Six Tone Pairs, -21 dBm Plus Attenuation Each


Figure 108. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Attenuation, $L O=4600 \mathrm{MHz}$, Six Tone Pairs, -21 dBm Each


Figure 109. Receiver IIP2 vs. Receiver Attenuation, $L O=3600 \mathrm{MHz}$, Tone 1 $=4602 \mathrm{MHz}$ and Tone $2=4692 \mathrm{MHz},-21 \mathrm{dBm}$ Plus Attenuation


Figure 110. Receiver IIP2 vs. Receiver Attenuation, $L O=4600 \mathrm{MHz}$, Tones Placed at 4602 MHz and $4692 \mathrm{MHz},-21 \mathrm{dBm}$ Plus Attenuation


Figure 111. Receiver IIP2 Sum and Difference Across Bandwidth, $0 d B$ Attenuation, $L O=3600 \mathrm{MHz}$, Tone $1=3602 \mathrm{MHz}$, Tone 2 Swept Across Pass Band, -21 dBm Each


Figure 112. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Attenuation, $L O=4600 \mathrm{MHz}$, Tone $1=4602 \mathrm{MHz}$, Tone 2 Swept Across Pass Band, - 21 dBm Each


Figure 113. Receiver IIP3 vs. Attenuation, LO = 3600 MHz, Tone $1=3695$ MHz, Tone $2=3696 \mathrm{MHz},-21 \mathrm{dBm}$ Plus Attenuation


Figure 114. Receiver IIP3 vs. Attenuation, $L O=4600 \mathrm{MHz}$, Tone $1=4695 \mathrm{MHz}$, Tone $2=4696 \mathrm{MHz},-21 \mathrm{dBm}$ Plus Attenuation


Figure 115. Receiver IIP3 Across Bandwidth, $0 d B$ Receiver Attenuation, $L O=$ 3600 MHz , Tone $1=4695 \mathrm{MHz}$, Tone $2=4696 \mathrm{MHz},-21 \mathrm{dBm}$ Each, Swept Across Pass Band


Figure 116. Receiver IIP3 Across Bandwidth, 0 dB Receiver Attenuation, $L O=$ 4600 MHz , Tone $2=$ Tone $1+1 \mathrm{MHz}$, -21 dBm Each, Swept Across Pass Band


Figure 117. Receiver IIP3 vs. Attenuation, $L O=3600 \mathrm{MHz}$, Tone $1=3602 \mathrm{MHz}$, Tone $2=3692 \mathrm{MHz}$, -21 dBm Plus Attenuation


Figure 118. Receiver IIP3 vs. Attenuation, $L O=4600 \mathrm{MHz}$, Tone $1=4602 \mathrm{MHz}$, Tone $2=4692 \mathrm{MHz},-21 \mathrm{dBm}$ Plus Attenuation


Figure 119. Receiver IIP3 Across Bandwidth, 0 dB Receiver Attenuation, LO $=3600 \mathrm{MHz}$, Tone $1=3602 \mathrm{MHz}$, Tone 2 Swept Across Pass Band, -21 dBm Each


Figure 120. Receiver IIP3 Across Bandwidth, 0 dB Receiver Attenuation, LO $=4600 \mathrm{MHz}$, Tone $1=4602 \mathrm{MHz}$, Tone 2 Swept Across Pass Band, -21 dBm Each


Figure 121. Receiver Image vs. Baseband Frequency Offset, $0 d B$ Attenuation, 200 MHz RF Bandwidth, Tracking Calibration Active, 245.76 MSPS Sample Rate, LO $=3600 \mathrm{MHz}$


Figure 122. Receiver Image vs. Baseband Frequency Offset, $0 d B$ Attenuation, 200 MHz RF Bandwidth, Tracking Calibration Active, 245.76 MSPS Sample Rate, $L O=4600 \mathrm{MHz}$


Figure 123. Receiver Image vs. Attenuator Setting, 200 MHz RF
Bandwidth, Tracking Calibration Active, 245.76 MSPS Sample Rate, LO = 3600 MHz , Baseband Frequency $=10 \mathrm{MHz}$


Figure 124. Receiver Image vs. Attenuator Setting, 200 MHz RF Bandwidth, Tracking Calibration Active, 245.76 MSPS Sample Rate, LO = 4600 MHz , Baseband Frequency $=10 \mathrm{MHz}$


Figure 125. Receiver Gain vs. Attenuator Setting, 20 MHz RF Bandwidth, 245.76 MSPS Sample Rate, $L O=3600 \mathrm{MHz}$


Figure 126. Receiver Gain vs. Attenuator Setting, 20 MHz RF Bandwidth, 245.76 MSPS Sample Rate, $L O=4600 \mathrm{MHz}$


Figure 127. Receiver Gain vs. LO Frequency, 200 MHz RF Bandwidth, 245.76 MSPS Sample Rate


Figure 128. Receiver Gain Step Error vs. Receiver Attenuator Setting, $L O=3600 \mathrm{MHz}$


Figure 129. Receiver Gain Step Error vs. Receiver Attenuator Setting, $L O=4600 \mathrm{MHz}$


Figure 130. Receiver DC Offset vs. Receiver LO Frequency


Figure 131. Receiver DC Offset vs. Receiver Attenuator Setting, LO $=3600 \mathrm{MHz}$


Figure 132. Receiver DC Offset vs. Receiver Attenuator Setting, $L O=4600 \mathrm{MHz}$


Figure 133. Receiver HD2, Left vs. Attenuation. Tone Level $=-15 \mathrm{dBm}$ at Attenuation $=0, X$-Axis $=$ Baseband Frequency Offset of the Fundamental Tone, Not the Frequency of the HD2 Product (HD2 Product $=2 \times$ the Baseband Frequency), HD2 Canceller Disabled. LO $=3600 \mathrm{MHz}$


Figure 134. Receiver HD2, Left vs. Baseband Frequency Offset and Attenuation. Tone Level $=-15 \mathrm{dBm}$ at Attenuation $=0, X$-Axis $=$ Baseband Frequency Offset of the Fundamental Tone, Not the Frequency of the HD2 Product (HD2 Product $=2 \times$ the Baseband Frequency), HD2 Canceller Disabled, $L O=4600 \mathrm{MHz}$


Figure 135. Receiver HD3, Left and Right vs. Attenuation, Tone Level = -15 dBm at Attenuation $=0 . L O=3600 \mathrm{MHz}$


Figure 136. Receiver HD3, Left and Right vs. Attenuation, Tone Level = -15 dBm at Attenuation $=0, L O=4600 \mathrm{MHz}$


Figure 137. EVM vs. LTE 20 MHz RF Input Power, LTE 20 MHz RF Signal, $L O=3600 \mathrm{MHz}$, Default AGC Settings


Figure 138. EVM vs. LTE 20 MHz RF Input Power, LTE 20 MHz RF Signal, LO $=4600 \mathrm{MHz}$, Default AGC Settings


Figure 139. Receiver to Receiver Isolation vs. LO Frequency


Figure 140. LO Phase Noise vs. Frequency Offset, $L O=3800 \mathrm{MHz}$, RMS Phase Error Integrated from 2 kHz to 18 MHz , PLL Loop Bandwidth = 300 kHz, Spectrum Analyzer Limits Far Out Noise

## ADRV9008-1

## 5100 MHz TO 5900 MHz BAND



Figure 141. Receiver Path Loss vs. LO Frequency (Simulation), Used for Deembedding Performance Data


Figure 142. Receiver LO Leakage $5200 \mathrm{MHz}, 5500 \mathrm{MHz}$, and $5800 \mathrm{MHz}, 0 \mathrm{~dB}$ Receiver Attenuation, 200 MHz RF Bandwidth, 245.76 MSPS Sample Rate


Figure 143. Receiver IIP2 vs. Attenuation, $L O=5800 \mathrm{MHz}$, Tones Placed at 5845 MHz and $5846 \mathrm{MHz},-21 \mathrm{dBm}$ Plus Attenuation


Figure 144. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Attenuation, LO = 5800 MHz , Six Tone Pairs, -21 dBm Plus Attenuation Each


Figure 145. Receiver IIP2 vs. Attenuation, $L O=5800 \mathrm{MHz}$, Tone $1=5802 \mathrm{MHz}$ and Tone $2=5892 \mathrm{MHz},-21 \mathrm{dBm}$ Plus Attenuation


Figure 146. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Attenuation, $L O=5800 \mathrm{MHz}$, Tone $1=5802 \mathrm{MHz}$, Tone 2 Swept Across Pass Band, - 21 dBm Each


Figure 147. Receiver IIP3 vs. Attenuation, $L O=5800 \mathrm{MHz}$, Tone $1=$ 5895 MHz , Tone $2=5896 \mathrm{MHz},-21 \mathrm{dBm}$ Plus Attenuation


Figure 148. Receiver IIP3 Across Bandwidth, 0 dB Receiver Attenuation, LO = 5800 MHz , Tone 2 = Tone $1+1 \mathrm{MHz},-21 \mathrm{dBm}$ Each, Swept Across Pass Band


Figure 149. Receiver IIP3 vs. Attenuation, $L O=5800 \mathrm{MHz}$, Tone $1=$ 5802 MHz, Tone $2=5892 \mathrm{MHz},-21 \mathrm{dBm}$ Plus Attenuation


Figure 150. Receiver IIP3 Across Bandwidth, 0 dB Receiver Attenuation, $\mathrm{LO}=$ 5800 MHz , Tone $1=5802 \mathrm{MHz}$, Tone 2 Swept Across Pass Band, -21 dBm Each


Figure 151. Receiver Image vs. Baseband Frequency Offset, 0 dB Attenuation, 200 MHz RF Bandwidth, Tracking Calibration Active, 245.76 MSPS Sample Rate, $L O=5200 \mathrm{MHz}$


Figure 152. Receiver Image vs. Baseband Frequency Offset, $0 d B$ Attenuation, 200 MHz RF Bandwidth, Tracking Calibration Active, 245.76 MSPS Sample Rate, $L O=5900 \mathrm{MHz}$


Figure 153. Receiver Image vs. Attenuator Setting, 200 MHz RF Bandwidth, Tracking Calibration Active, 245.76 MSPS Sample Rate, LO =5200 MHz, Baseband Frequency $=10 \mathrm{MHz}$


Figure 154. Receiver Image vs. Attenuator Setting, 200 MHz RF Bandwidth, Tracking Calibration Active, 245.76 MSPS Sample Rate, LO = 5900 MHz, Baseband Frequency $=10 \mathrm{MHz}$


RECEIVER ATTENUATOR SETTING (dB)
Figure 155. Receiver Gain Step Error vs. Receiver Attenuator Setting, $L O=5200 \mathrm{MHz}$


Figure 156. Receiver Gain Step Error vs. Receiver Attenuator Setting, $L O=5600 \mathrm{MHz}$


Figure 157. Receiver Gain Step Error vs. Receiver Attenuator Setting, $L O=6000 \mathrm{MHz}$


Figure 158. Normalized Receiver Baseband Flatness vs. Receiver Attenuator Setting


Figure 159. Receiver HD2 Left vs. Baseband Frequency Offset. Tone Level = -15 dBm at Attenuation $=0 . X$-Axis is the Baseband Frequency Offset of the Fundamental Tone, Not the Frequency of the HD2 Product (the HD2 Product is $2 \times$ the Baseband Frequency). HD2 Canceller Disabled. LO $=5200 \mathrm{MHz}$.


Figure 160. Receiver HD2, Left vs. Baseband Frequency Offset. Tone Level = -15 dBm at Attenuation $=0 . X$-Axis is the Baseband Frequency Offset of the Fundamental Tone, Not the Frequency of the HD2 Product (the HD2 Product is $2 \times$ the Baseband Frequency). HD2 Canceller Disabled. $L O=5900 \mathrm{MHz}$


Figure 161. Receiver HD3, Left and Right vs. Frequency Offset from LO, Tone Level $=-15 \mathrm{dBm}$ at Attenuation $=0, L O=5200 \mathrm{MHz}$


Figure 162. Receiver HD3, Left and Right vs. Frequency Offset from LO, Tone Level $=-15 \mathrm{dBm}$ at Attenuation $=0, L O=5900 \mathrm{MHz}$


Figure 163. EVM vs. LTE 20 MHz RF Input Power, LTE 20 MHz RF Signal, LO $=5200 \mathrm{MHz}$, Default AGC Settings


Figure 164. EVM vs. LTE 20 MHz RF Input Power, LTE 20 MHz RF Signal, LO $=5500 \mathrm{MHz}$, Default AGC Settings


Figure 165. EVM vs. LTE 20 MHz RF Input Power, LTE 20 MHz RF Signal, LO = 5800 MHz, Default AGC Settings


Figure 166. Receiver to Receiver Isolation vs. LO Frequency


Figure 167. LO Phase Noise vs. Frequency Offset, $L O=5900 \mathrm{MHz}$, RMS Phase Error Integrated from 2 kHz to 18 MHz , PLL Loop Bandwidth > 300 kHz , Spectrum Analyzer Limits Far Out Noise

RECEIVER INPUT IMPEDANCE

| M15 |
| :--- |
| FREQ $=100.0 \mathrm{MHz}$ |
| S $(1,1)=0.390 /-1.819$ |
| IMPEDANCE $=113.933-\mathrm{j} 3.331$ |
| M16 |
| FREQ $=300.0 \mathrm{MHz}$ |
| S $(1,1)=0.390 /-5.495$ |
| IMPEDANCE $=112.803-\mathrm{j} 9.931$ |
| M17 |
| FREQ $=500.0 \mathrm{MHz}$ |
| S (1,1) $=0.388 /-9.198$ |
| IMPEDANCE $=110.398-\mathrm{j} 16.107$ |
| M18 |
| FREQ $=1.000 \mathrm{GHz}$ |
| S (1,1) $=0.377 \mathrm{I}-18.643$ |
| IMPEDANCE $=100.377-\mathrm{j} 28.250$ |
| M19 |
| FREQ $=2.000 \mathrm{GHz}$ |
| S 1,1$)=0.336 ~ /-39.123$ |
| IMPEDANCE $=74.966-\mathrm{j} 35.800$ |



Figure 168. Receiver Input Impedance, Series Equivalent Differential Impedance (SEDZ)

## TERMINOLOGY

Large Signal Bandwidth
Large signal bandwidth, otherwise known as instantaneous bandwidth or signal bandwidth, is the bandwidth over which there are large signals. For example, for Band 42 LTE, the large signal bandwidth is 200 MHz .

Occupied Bandwidth
Occupied bandwidth is the total bandwidth of the active signals. For example, three 20 MHz carriers have a 60 MHz occupied bandwidth, regardless of the placement of the carriers within the large signal bandwidth.

## Backoff

Backoff is the difference (in dB ) between full-scale signal power and the rms signal power.
$\mathbf{P}_{\text {High }}$
$\mathrm{P}_{\text {HIGH }}$ is the largest signal that can be applied without overloading the ADC for the receiver input. This input level results in slightly less than full scale at the digital output because of the nature of the continuous-time, $\Sigma-\Delta$ ADCs, which exhibit a soft overload in contrast to the hard clipping of pipeline ADCs, for example.

## THEORY OF OPERATION

The ADRV9008-1 is a highly integrated, RF, agile, receiver subsystem capable of configuration for a wide range of applications. The device integrates all RF, mixed-signal, and digital blocks necessary to provide all receiver functions in a single device. Programmability allows the transmitter to be adapted for use in many TDD and 3G/4G cellular standards. The ADRV9008-1 contains two high speed links each for the receiver chain. These links are JESD204B, Subclass 1 compliant.
The ADRV9008-1 also provides tracking correction of dc offset QEC errors to maintain high performance under varying temperatures and input signal conditions. The device also includes test modes that allow system designers to debug designs during prototyping and optimize radio configurations.

## RECEIVER

The ADRV9008-1 receiver contains all the blocks necessary to receive RF signals and convert them to digital data used by a BBP. Each receiver can be configured as a direct conversion system that supports up to a 200 MHz bandwidth. Each receiver contains a programmable attenuator stage and matched I and Q mixers that downconvert received signals to baseband for digitization.
Gain control can be achieved by using the on-chip AGC or by allowing the BBP to make gain adjustments in a manual gain control mode. Performance is optimized by mapping each gain control setting to specific attenuation levels at each adjustable gain block in the receiver signal path. Additionally, each channel contains independent receive signal strength indicator (RSSI) measurement capability, dc offset tracking, and all circuitry necessary for self calibration.
The receivers include ADCs and adjustable sample rates that produce data streams from the received signals. The signals can be conditioned further by a series of decimation filters and a programmable FIR filter with additional decimation settings. The sample rate of each digital filter block is adjustable by changing decimation factors to produce the desired output data rate.

## CLOCK INPUT

The ADRV9008-1 requires a differential clock connected to the REF_CLK_IN_x pins. The frequency of the clock input must be between 10 MHz and 1000 MHz , and the frequency must have low phase noise because this signal generates the RF LO and internal sampling clocks.

## SYNTHESIZERS

## RF PLL

The ADRV9008-1 contains a fractional-N PLL to generate the RF LO for the signal paths. The PLL incorporates an internal VCO and loop filter, requiring no external components. The LOs on multiple chips can be phase synchronized to support active antenna systems and beam forming applications.

## Clock PLL

The ADRV9008-1 contains a PLL synthesizer that generates all the baseband related clock signals and serialization/ deserialization (SERDES) clocks. This PLL is programmed based on the data rate and sample rate requirements of the system.

## SPI

The ADRV9008-1 uses an SPI interface to communicate with the BBP. This interface can be configured as a 4 -wire interface with a dedicated receiver port and transmitter port. The interface can also be configured as a 3-wire interface with a bidirectional data communications port. This bus allows the BBP to set all device control parameters using a simple address data serial bus protocol.
Write commands follow a 24 -bit format. The first five bits set the bus direction and the number of bytes to transfer. The next 11 bits set the address where the data is written. The final eight bits are the data transferred to the specific register address.
Read commands follow a similar format with the exception that the first 16 bits are transferred on the SDIO pin and the final eight bits are read from the ADRV9008-1, either on the SDO pin in 4-wire mode or on the SDIO pin in 3-wire mode.

## JTAG BOUNDARY SCAN

The ADRV9008-1 provides support for the JTAG boundary scan. There are five dual-function pins associated with the JTAG interface. These pins, listed in Figure 5, are used to access the on-chip test access port. To enable the JTAG functionality, set the GPIO_3 pin through the GPIO_0 pin to 1001 and pull the TEST pin high.

## POWER SUPPLY SEQUENCE

The ADRV9008-1 requires a specific power-up sequence to avoid undesired power-up currents. In the optimal power-up sequence, the VDDD1P3_DIG supply and the VDDA1P3_x supply (VDDA1P3_x includes all 1.3 V domains) power up together first. If these supplies cannot be brought up simultaneously, then the VDDD1P3_DIG supply must come up first. Bring up the VDDA_3P3 supply, the VDDA1P8_x supply, the VDDA1P3_DES supply, and the VDDA1P3_SER supply after bringing up the 1.3 V supplies. The VDD_INTERFACE supply can be brought up at any time. No device damage occurs if this sequence is not followed, but failing to follow this sequence may result in higher than expected power-up currents. Toggle the RESET signal after power stabilizes, prior to configuration. The power-down sequence is not critical. If a power-down sequence is followed, remove the VDDD1P3_DIG supply last to avoid any back biasing of the digital control lines.

## ADRV9008-1

## GPIO_x PINS

The ADRV9008-1 provides nineteen 1.8 V to 2.5 V GPIO signals that can be configured for numerous functions. When configured as outputs, certain pins can provide real-time signal information to the BBP, allowing the BBP to determine receiver performance. A pointer register selects the information that is output to these pins. Signals used for manual gain mode, calibration flags, state machine states, and various receiver parameters are among the outputs that can be monitored on these pins. Additionally, certain pins can be configured as inputs and used for various functions, such as setting the receiver gain in real time.

Twelve 3.3 V GPIO_x pins are also included on the device. These pins provide control signals to external components.

## AUXILIARY CONVERTERS AUXADC_x

The ADRV9008-1 contains an auxiliary ADC that is multiplexed to four input pins (AUXADC_x). The auxiliary ADC is 12 bits with an input voltage range of 0.05 V to $\mathrm{VDDA} \_3 \mathrm{P} 3-0.05 \mathrm{~V}$. When
enabled, the auxiliary ADC is free running. The SPI reads provide the last value latched at the ADC output. The auxiliary ADC can also be multiplexed to a built in, diode-based temperature sensor.

## AUXDAC_x

The ADRV9008-1 contains 10 identical auxiliary DACs (AUXDAC_x) that can be used for bias or other system functionality. The auxiliary DACs are 10 bits, have an output voltage range of approximately 0.7 V to VDDA_3P3-0.3 V, and have a current drive of 10 mA .

## JESD204B DATA INTERFACE

The digital data interface for the ADRV9008-1 uses JEDEC JESD204B Subclass 1 . The serial interface operates at speeds of up to 12.288 Gbps . The benefits of the JESD204B interface include a reduction in required board area for data interface routing, resulting in smaller total system size. Four high speed serial lanes are provided for the receiver. The ADRV9008-1 supports single-lane and dual-lane interfaces and supports fixed and floating point data formats for receiver.

Table 6. Example Receiver Interface Rates (Other Output Rates, Bandwidths, and JESD204B Lanes Also Supported)

| Bandwidth (MHz) | Output Rate <br> (MSPS) | Single-Channel Operation |  | Dual-Channel Operation |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | JESD204B Lane Rate <br> (Mbps) | JESD204B Number <br> of Lanes | JESD204B Lane Rate <br> (Mbps) | JESD204B Number <br> of Lanes |  |
|  | 122.88 | 4915.2 | 1 | 9830.4 | 1 |
| 100 | 153.6 | 6144 | 1 | 12288 | 1 |
| 100 | 245.76 | 9830.4 | 1 | 9830.4 | 2 |
| 200 | 245.76 | 9830.4 | 1 | 9830.4 | 2 |
| 200 | 245.76 | 4915.2 | 2 | 4915.2 | 4 |



Figure 169. Receiver Datapath Filter Implementation

## APPLICATIONS INFORMATION

## PCB LAYOUT AND POWER SUPPLY RECOMMENDATIONS

## Overview

The ADRV9008-1 is a highly integrated, RF, agile receiver with significant signal conditioning integrated onto one chip. Due to the increased complexity of the device and its high pin count, careful printed circuit board (PCB) layout is important to achieve optimal performance. This data sheet provides a checklist of issues to look for and guidelines on how to optimize the РСВ to mitigate performance issues. The goal of this data sheet is to help achieve optimal performance of the ADRV9008-1 while reducing board layout effort. This document assumes that the reader is an experienced analog and RF engineer who understands RF PCB layout and has an understanding of RF transmission lines. This data sheet discusses the following issues and provides guidelines for system designers to achieve optimal performance of-the ADRV9008-1:

- PCB material and stack up selection
- Fanout and trace space layout guidelines
- Components placement and routing guidelines
- RF and JESD204B transmission line layout
- Isolation techniques used on the ADRV9008-1 customer card
- Power management considerations
- Unused pin instructions


## PCB MATERIAL AND STACKUP SELECTION

Figure 170 shows the PCB stackup used for the ADRV9008-1 customer evaluation boards. Table 7 and Table 8 list the singleended and differential impedance for the stackup shown in Figure 170. The dielectric material used on the top and the bottom layers is 8 mil Rogers 4350B. The remaining dielectric layers are FR4-370 HR. The board design uses the Rogers laminate for the top and the bottom layers for its low loss tangent at high frequencies. The ground planes under the Rogers laminate (Layer 2 and Layer 13) are the reference planes for the transmission lines routed on the outer surfaces. These layers are solid copper planes without any splits under the RF traces. Layer 2 and Layer 13 are crucial to maintaining the RF signal integrity and, ultimately, ADRV9008-1 performance. Layer 3 and Layer 12 are used to route power supply domains. To keep the RF section of the ADRV9008-1 isolated from the fast transients of the digital section, the JESD204B interface lines are routed on Layer 5 and Layer 10. Those layers have impedance control set to a $100 \Omega$ differential. The remaining digital lines from ADRV9008-1 are routed on inner Layer 7 and inner Layer 8. RF traces on the outer layers need to be a controlled impedance for optimal performance of the device. 0.5 ounce copper or 1 ounce copper is used for the inner layers in this board. The outer layers use 1.5 ounce copper so that the RF traces are less prone to pealing. Ground planes on this board are full copper floods with no splits except for vias, throughhole components, and isolation structures. The ground planes must route entirely to the edge of the PCB under the surfacemount type A (SMA) connectors to maintain signal launch integrity. Power planes can be pulled back from the board edge to decrease the risk of shorting from the board edge.

Material: Rogers 4003C / 370 HR
Overall Board Thickness: . 087 +/-10\%
Er (Dielectric Constant): 4003C . 008 (DK=3.9)/370 HR(DK=4.1)

| Laminations | Glass style | Layer | Dielectric |  | $\begin{aligned} & \text { Board } \\ & \text { cu\% } \end{aligned}$ | Starting. Copper 92 | Finished <br> Copper oz | Single Ended Impedance | Designed Trace Single Ended | Finished Trace <br> Single Ended | calculated Impedance | SERet <br> Layers | Differential Impedance | Designed Trace/G3p. Differential | Finished Trace/Gap. Differential | Calculated Impedance | Diff Ref <br> Layers |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\int_{\text {sub } 1}$ | Ropers 4003C |  | $.008$ | Top |  | 5 | 1.71 | $50 \mathrm{n}+1 \cdot 10 \%$ | . 0155 | . 0135 | 49.97 | 2 | $\begin{gathered} 100 \Omega+l-10 \% \\ 50 \Omega+l-10 \% \end{gathered}$ | $\begin{aligned} & .008 / .006 \\ & .032 / .004 \end{aligned}$ | $\begin{aligned} & .007 / .007 \\ & .0304 / .0056 \end{aligned}$ | $\begin{aligned} & 99.55 \\ & 50.11 \end{aligned}$ | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ |
|  | . 106 |  | . 0039 | Plane | 65\% | 1 | 1 |  |  |  |  |  |  |  |  |  |  |
|  | $2 \cdot 106$ |  | . 0034 | Plane | 50\% | 5 | 1 |  |  |  |  |  |  |  |  |  |  |
|  |  | 4 | $.0035$ | Plane | 65\% | 1 | 1 |  |  |  |  |  |  |  |  |  |  |
|  | 3-1080 |  | . 0079 | Sig/PIn | 50\% | . 5 | . 5 | $50 \Omega+1 / 10 \%$ | . 0045 | . 0042 | 49.79 | 4.6 | 100 $\mathrm{Q}+1-10 \%$ | . 00361.0064 | . $0035 / .0065$ | 99.95 | 4,6 |
| b |  | 6 | $.0035$ | Plane | 65\% | 1 | 1 |  |  |  |  |  |  |  |  |  |  |
| Final $\{$ | 1.2113 | 7 | . 0032 | Sig/PIn | 50\% | 5 | . 5 | 50^ +/.10\% | . 0049 | . 0039 | 50.05 | 6,9 | 1000 +/-10\% | . $0036 / .0064$ | . 0034 / 0066 | 100.51 | 6,9 |
|  |  | 8 |  | Sig/PIn | 50\% | 5 | . 5 | $50 \Omega+1-10 \%$ | . 0049 | . 0039 | 50.05 | 6,9 | $100 \Omega+1-10 \%$ | . 00381.0062 | . 00341.0066 | 100.51 | 6,9 |
|  | 0 HR |  | . 0035 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $1-2113$ |  | . 0034 | Plane | 65\% | 1 | 1 |  |  |  |  |  |  |  |  |  |  |
|  |  | 10 |  | Sig/Pin | 50\% | 5 | 1 | 502 $+/=10 \%$ | . 0045 | . 0039 | 49.88 | 9.11 | $100 \Omega+/ \cdot 10 \%$ | . 00361.0064 | . $003 / .007$ | 100.80 | 9.11 |
|  |  |  |  | Blank |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | . 008 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 1-1000 |  | . 0022 | Blank |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Sub 3 |  |  | $.003$ | Plane | 65\% | . 5 | 1 |  |  |  |  |  |  |  |  |  |  |
|  | 1-106, 1-1000 |  | . 0039 | Sig/PIn | 50\% | 1 | 1 |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | Plane | 65\% | 1 | 1 |  |  |  |  |  |  |  |  |  |  |
|  | Rogers 4 |  | . 008 |  |  |  |  |  |  |  |  |  | 1000 +/-10\% | . 008 / 006 | . $007 / .007$ | 99.55 | 13 |
|  |  | 14 | $\cdots$ | Bot |  | . 5 | 1.64 | $50 \Omega+1 / 10 \%$ | . 0155 | . 0135 | 49.97 | 13 | $50 \cap+1 / 10 \%$ | . 0321.004 | . $0304 / .0056$ | 50.11 | 13 |

Figure 170. ADRV9008-1 Customer Evaluation Board Trace Impedance and Stackup

## ADRV9008-1

Table 7. Customer Evaluation Board Single-Ended Impedance and Stackup

| Layer | Board Copper <br> (\%) | Starting Copper (oz.) | Finished Copper (oz.) | Single Ended Impedance | Designed Trace Single Ended | Finished Trace Single Ended | Calculated Impedance | Single- <br> Ended <br> Reference <br> Layers |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | N/A ${ }^{1}$ | 0.5 | 1.71 | $50 \Omega \pm 10 \%$ | 0.0155 | 0.0135 | 49.97 | 2 |
|  | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| 2 | 65 | 1 | 1 | N/A | N/A | N/A | N/A | N/A |
| 3 | 50 | 0.5 | 1 | N/A | N/A | N/A | N/A | N/A |
| 4 | 65 | 1 | 1 | N/A | N/A | N/A | N/A | N/A |
| 5 | 50 | 0.5 | 0.5 | $50 \Omega \pm 10 \%$ | 0.0045 | 0.0042 | 49.79 | 4,6 |
| 6 | 65 | 1 | 1 | N/A | N/A | N/A | N/A | N/A |
| 7 | 50 | 0.5 | 0.5 | $50 \Omega \pm 10 \%$ | 0.0049 | 0.0039 | 50.05 | 6,9 |
| 8 | 50 | 0.5 | 0.5 | $50 \Omega \pm 10 \%$ | 0.0049 | 0.0039 | 50.05 | 6,9 |
| 9 | 65 | 1 | 1 | N/A | N/A | N/A | N/A | N/A |
| 10 | 50 | 0.5 | 1 | $50 \Omega \pm 10 \%$ | 0.0045 | 0.0039 | 49.88 | 9, 11 |
| 11 | 65 | 0.5 | 1 | N/A | N/A | N/A | N/A | N/A |
| 12 | 50 | 1 | 1 | N/A | N/A | N/A | N/A | N/A |
| 13 | 65 | 1 | 1 | N/A | N/A | N/A | N/A | N/A |
| 14 |  | 0.5 | 1.64 | $50 \Omega \pm 10 \%$ | 0.0155 | 0.0135 | 49.97 | 13 |

${ }^{1}$ N/A means not applicable.

Table 8. Customer Evaluation Board Differential Impedance and Stackup ${ }^{1}$

| Layer | Differential Impedance | Designed Trace/ <br> Gap Differential | Finished Trace/ <br> Gap Differential | Calculated Impedance | Differential Reference Layers |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | $100 \Omega \pm 10 \%$ | $0.008 / 0.006$ | $0.007 / 0.007$ | 99.55 | 2 |
| 2 | $50 \Omega \pm 10 \%$ | $0.0032 / 0.004$ | $0.0304 / 0.0056$ | 50.11 | 2 |
| 3 | $\mathrm{~N} / \mathrm{A}^{1}$ | $\mathrm{~N} / \mathrm{A}$ | N | $\mathrm{N} / \mathrm{A}$ | N |
| 4 | $\mathrm{~N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ |  |
| 5 | $100 \Omega \pm 10 \%$ | $\mathrm{~N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ |  |
| 6 | $\mathrm{~N} / \mathrm{A}$ | $0.0036 / 0.0064$ | $0.0034 / 0.0065$ | 99.95 | $\mathrm{~N} / \mathrm{A}$ |
| 7 | $100 \Omega \pm 10 \%$ | $\mathrm{~N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ | 4,6 |  |
| 8 | $100 \Omega \pm 10 \%$ | $0.0036 / 0.0064$ | $0.0034 / 0.0066$ | 100.51 | $\mathrm{~N} / \mathrm{A}$ |
| 9 | $\mathrm{~N} / \mathrm{A}$ | $0.0038 / 0.0062$ | $0.0034 / 0.0066$ | 100.51 | 6,9 |
| 10 | $100 \Omega \pm 10 \%$ | $\mathrm{~N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ | 6,9 |  |
| 11 | $\mathrm{~N} / \mathrm{A}$ | $0.0036 / 0.0064$ | $0.003 / 0.007$ | $\mathrm{~N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ |
| 12 | $\mathrm{~N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ | 9,11 |  |
| 13 | $100 \Omega \pm 10 \%$ | $\mathrm{~N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ |  |
| 14 | $50 \Omega \pm 10 \%$ | $0.008 / 0.006$ | $\mathrm{~N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ |  |

[^1]
## FANOUT AND TRACE SPACE GUIDELINES

The ADRV9008-1 uses a 196-ball, chip scale package, ball grid array (BGA), $12 \mathrm{~mm} \times 12 \mathrm{~mm}$ package. The pitch between the pins is 0.8 mm . This small pitch makes it impractical to route all signals on a single layer. RF pins have been placed on the outer edges of the ADRV9008-1 package. The location of the pins helps in routing the critical signals without a fanout via. Each digital signal is routed from the BGA pad using a 4.5 mil trace. The trace is connected to the BGA using via in the pad structure. The signals are buried in the inner layers of the board for routing to other parts of the system.

The JESD204B interface signals are routed on two signal layers that utilize impedance control (Layer 5 and Layer 10). The spacing between the BGA pads is 17.5 mil. Once the signal is on the inner layers, a 3.6 mil trace ( $50 \Omega$ ) connects the JESD204B signal to the FPGA mezzanine card (FMC) connector. The recommended BGA land pad size is 15 mil .

Figure 171 shows the fanout scheme of the ADRV9008-1 evaluation card. As mentioned before, the ADRV9008-1 evaluation board uses via in the pad technique. This routing approach can be used for the ADRV9008-1 if there are no issues with manufacturing capabilities.


Figure 171. Trace Fanout Scheme on ADRV9008-1 Evaluation Card (PCB Layer Top and Layer 5 Enabled)

## ADRV9008-1

## COMPONENT PLACEMENT AND ROUTING GUIDELINES

The ADRV9008-1 receiver requires few external components to function, but those that are used require careful placement and routing to optimize performance. This section provides a checklist for properly placing and routing critical signals and components.

## Signals with Highest Routing Priority

RF lines and JESD204B interface signals are the signals that are most critical and need to be routed with the highest priority.
Figure 170 shows the general directions in which each of the signals need to be routed so that they can be properly isolated from noisy signals.


The receiver baluns and the matching circuits affect the overall RF performance of the ADRV9008-1 receiver. Make every effort to optimize the component selection and placement to avoid performance degradation. The RF Routing Guidelines section describes proper matching circuit placement and routing in more detail. Refer to the RF Port Interface Information section for more information.
To achieve the desired level of isolation between RF signal paths, use the technique described in the Isolation Techniques Used on the ADRV9008-1 Customer Card section in customer designs.


## Preliminary Technical Data

Figure 173 illustrates placement for ac coupling capacitors and a $100 \Omega$ termination resistor near the ADRV9008-1 REF_CLK_IN $\pm$ pins. Shield traces by ground surrounded with vias staggered along the edge of the trace pair. The trace pair creates a shielded channel that shields the reference clock from any interference from other signals. Refer to the ADRV9008-1 evaluation card layout and board support files included with the evaluation board software for exact details.

Route the JESD204B interface at the beginning of the PCB design and with the same priority as RF signals. The JESD204B

Trace Routing Recommendations section outlines recommendations for JESD204B interface routing. Provide appropriate isolation between interface differential pairs. The Isolation Between JESD204B Lines section provides guidelines for optimizing isolation.

The RF_EXT_LO_I/O- pin (B7) amd RF_EXT_LO_I/O+ (B8) pins on the ADRV9008-1 are internally dc biased. If an external LO is used, connect the LO to the device via ac coupling capacitors.


Figure 173. REF_CLK_IN $\pm$ Routing Recommendation

## ADRV9008-1

## Preliminary Technical Data

## Signals with Second Routing Priority

Power supply quality has a direct impact on overall system performance. To achieve optimal performance, follow recommendations for ADRV9008-1 power supply routing. The following recommendations outline how to route different power domains that can be connected together directly and to the same supply, but are separated by a $0 \Omega$ placeholder resistor or ferrite bead.

When the recommendation is to use a trace to connect power to a particular domain, make sure that this trace is surrounded by ground.

Figure 174 shows an example of such traces routed on the ADRV9008-1 evaluation card on Layer 12. Each trace is separated from any other signal by the ground plane and vias. Separating the traces from other signals is essential to providing necessary isolation between the ADRV9008-1 power domains.


Figure 174. Layout Example of Power Supply Domains Routed with Ground Shielding (Layer 12 to Power)

## Preliminary Technical Data

Each power supply pin requires a $0.1 \mu \mathrm{~F}$ bypass capacitor near the pin at a minimum. Place the ground side of the bypass capacitor so that ground currents flow away from other power pins and their bypass capacitors.
For domains shown in Figure 175, like those domains that are powered through a $0 \Omega$ placeholder resistor or ferrite bead (FB), place the $0 \Omega$ placeholder resistors or ferrite beads further away from the device. Space $0 \Omega$ placeholder resistors or ferrite beads apart from eachother to ensure the electric fields on the ferrite beads do not influence each other. Figure 176 shows an example
of how the ferrite beads, reservoir capacitors, and decoupling capacitors are placed. The recommendation is to connect a ferrite bead between a power plane and the ADRV9008-1 at a distance away from the device The ferrite bead supplies a trace with a reservoir capacitor connected to it. Then shield that trace with ground and provide power to the power pins on the ADRV9008-1. Place a 100 nF capacitor near the power supply pin with the ground side of the bypass capacitor placed so that ground currents flow away from other power pins and their bypass capacitors.


Figure 175. ADRV9008-1 Power Supply Domains Interconnection Guidelines


Figure 176. Placement Example of $0 \Omega$ Resistor Placeholders for Ferrite Beads, Reservoir and Bypass Capacitors on ADRV9008-1 Customer Card (Layer 12 to Power and Bottom)

## Preliminary Technical Data

## Signals with Lowest Routing Priority

As a last step while designing the PCB layout, route the signals shown in Figure 177. The following list outlines the recommended order of signal routing:

1. Use ceramic $1 \mu \mathrm{~F}$ bypass capacitors at the VDDA1P1_RF_VCO, VDDA1P1_AUX_VCO, and VDDA1P1_CLOCK_VCO pins. Place these pins as close as possible to the ADRV9008-1 device with the ground side of the bypass capacitor placed so that ground currents flow away from other power pins and their bypass capacitors, if possible.
2. Connect a $14.3 \mathrm{k} \Omega$ resistor to the RBIAS pin (C14). This resistor must have a $1 \%$ tolerance.
3. Pull the TEST (J6) pin to ground for normal operation. The device supports JTAG boundary scan, and this pin is
used to access that function. Refer to the JTAG Boundary Scan section for JTAG boundary scan information.
4. Pull the $\overline{\operatorname{RESET}} \mathrm{pin}$ (J4) high with a $10 \mathrm{k} \Omega$ resistor to VDD_INTERFACE for normal operation. To reset the device, drive the $\overline{\text { RESET }}$ pin low.

When routing analog signals such as GPIO3P3_x/AUXDAC_x or AUXADC_x, it is recommended to route the signals away from the digital section (Row H through Row P). Do not cross the analog section of the ADRV9008-1 highlighted by a red dotted line in Figure 177 by any digital signal routing.
When routing digital signals from rows H and below, it is important to route them away from the analog section (Row A through Row G). Do not cross the analog section of the ADRV9008-1 highlighted by a red dotted line in Figure 177 by any digital signal routing.


Figure 177. ADRV9008-1 AUXADC_x, Analog, and Digital GPIO Signals Routing Guidelines

## RF AND JESD204B TRANSMISSION LINE LAYOUT

 RF Routing GuidelinesThe ADRV9008-1 customer evaluation boards use microstrip type lines for receiver traces. In general, Analog Devices does not recommend using vias to route RF traces unless a direct line route is not possible. Differential lines from the balun to the receiver pins must be as short as possible. Keep the length of the single-ended transmission line short to minimize the effects of parasitic coupling. It is important to note that these traces are the most critical when optimizing performance and are, therefore, routed before any other routing. These traces have the highest priority if trade-offs are needed.
Figure 179 shows pi matching networks on the single-ended side of the baluns. The receiver front end is dc biased internally, so the differential side of the balun is ac-coupled. The system
designer can optimize the RF performance with a proper selection of the balun, matching components, and ac coupling capacitors. The external LO traces and the REF_CLK_IN $\pm$ traces may also require matching components to ensure optimal performance.
All the RF signals mentioned above must have a solid ground reference under each trace. Do not run any of the critical traces over a section of the reference plane that is discontinuous. The ground flood on the reference layer must extend all the way to the edge of the board. This flood length ensures good signal integrity for the SMA launch when an edge-launch connector is used.

Refer to the RF Port Interface Information section for more information on RF matching recommendations for the ADRV9008-1.


Figure 178. Pi Network Matching Components Available on Different RF Nets (Using the AD9379 Evaluation Card as an Example)


Figure 179. Pi Network Matching Components Available on Different RF Nets (Using the ADRV9008-1 Evaluation Card as an Example)

## JESD204B Trace Routing Recommendations

The ADRV9008-1 receiver uses the JESD204B, high speed serial interface. To ensure optimal performance of this interface, keep the differential traces as short as possible by placing ADRV9008-1 as close as possible to the FPGA or BBP, and route the traces directly between the devices. Use a PCB material with a low dielectric constant $(<4)$ to minimize loss. For distances greater than 6 inches, use a premium PCB material such as RO4350B or RO4003C.

## Routing Recommendations

Route the differential pairs on a single plane using a solid ground plane as a reference on the layers above and/or below these traces.

All JESD204B lane traces must be impedance controlled to achieve $50 \Omega$ to ground. The differential pair should be coplanar and loosely coupled. An example of a typical configuration is 5 mil trace width and 15 mil edge to edge spacing, with the trace width maximized as shown in Figure 180.
Match trace widths with pin and ball widths as closely as possible while maintaining impedance control. If possible, use 1 oz . copper trace widths of at least $8 \mathrm{mil}(200 \mu \mathrm{~m})$. The coupling capacitor pad size must match JESD204B lane trace widths as closely as possible. If trace width does not match pad size, use a smooth transition between different widths.

The pad area for all connector and passive component choices must be minimized due to a capacitive plate effect that leads to problems with signal integrity.
Reference planes for impedance controlled signals must not be segmented or broken for the entire length of a trace.
The REF_CLK_IN signal trace and the SYSREF signal trace are impedance controlled for $\mathrm{Z}_{\mathrm{O}}=50 \Omega$.

## Stripline Transmission Lines vs. Microstrip Transmission Lines

Stripline line has less signal loss and emit less electromagnetic interference than microstrip, but stripline requires the use of vias that add line inductance, increasing the difficulty of controlling the impedance.
Microstrip is easier to implement if the component placement and density allow for routing on the top layer. Microstrip makes controlling the impedance easier.
If the top layer of the PCB is used by other circuits or signals or if the advantages of stripline are more desirable over the advantages of microstrip, follow these recommendations:

- Minimize the number of vias.
- Use blind vias wherever possible to eliminate via stub effects, and use micro vias to minimize via inductance.
- When using standard vias, use maximum via length to minimize the stub size. For example, on an 8-layer board, use Layer 7 for the stripline pair.
- Place a pair of ground vias near each via pair to minimize the impedance discontinuity.

Route the JESD204B lines on the top side of the board as a differential $100 \Omega$ pair (microstrip). For the customer evaluation board, the JESD204B differential signals are routed on inner layers of the board (Layer 5 and Layer 10) as differential $100 \Omega$ pairs (stripline). To minimize potential coupling, these signals are placed on an inner layer using a via embedded in the component footprint pad where the ball connects to the PCB. The ac coupling capacitors ( 100 nF ) on these signals are placed near the connector and away from the chip to minimize coupling. The JESD204B interface can operate at frequencies of up to 12 GHz . Ensure that signal integrity from the chip to the connector is maintained.

## ISOLATION TECHNIQUES USED ON THE ADRV9008-1 CUSTOMER CARD <br> Isolation Goals

Significant isolation challenges were overcome in designing the ADRV9008-1 customer card. The following isolation requirement was used to accurately evaluate the ADRV9008-1 receiver performance: receiver to receiver, 65 dB out to 6 GHz .
To meet these isolation goals with significant margin, isolation structures were introduced.
Figure 181 shows the isolation structures used on the ADRV9008-1 customer evaluation card. These structures consist of a combination of slots and square apertures. These structures are present on every copper layer of the PCB stack. The advantage of using square apertures is that signals can be routed between the openings without affecting the isolation benefits of the array of apertures. When using these isolation structures, make sure to place ground vias around the slots and apertures.


Figure 180. Routing JESD204B, Diff A and Diff B Correspond to Differential P Signals or N Signals (One Differential Pair)


Figure 181. Isolation Structures on the ADRV9008-1 Customer Card

## Preliminary Technical Data

## ADRV9008-1

Figure 182 outlines the methodology used on the ADRV9008-1 evaluation card. When using slots, ground vias must be placed at the ends of the slots and along the sides of the slots. When using square apertures, at least one single ground via must be placed adjacent to each square. These vias must be throughhole vias from the top to the bottom layer. The function of these vias is to steer return current to the ground planes near the apertures.

For accurate slot spacing and square apertures layout, use simulation software when designing a PCB for the ADRV9008-1 receiver. Spacing between square apertures must be no more than $1 / 10$ of a wavelength. Calculate the wavelength using Equation 1:

$$
\begin{equation*}
\text { Wavelength }(\mathrm{m})=\frac{300}{\text { frequency }(\mathrm{MHz}) \times \sqrt{E_{R}}} \tag{1}
\end{equation*}
$$

where $E_{R}$ is the dielectric constant of the isolator material. For RO4003C material, microstrip structure ( + air) $E_{R}=2.8$. For FR4370 HR material, stripline structure $E_{R}=4.1$.

For example, if the maximum RF signal frequency is 6 GHz , and $E_{R}=2.8$ for RO4003C material, microstrip structure ( + air), the minimum wavelength is approximately 29.8 mm .
To follow the $1 / 10$ wavelength spacing rule, square aperture spacing must be 2.98 mm or less.

## Isolation Between JESD204B Lines

The JESD204B interface uses eight line pairs that can operate at speeds of up to 12 GHz . When configuring the PCB layout, make sure these lines are routed according to the rules outlined in the JESD204B Trace Routing Recommendations section. In addition, use isolation techniques to prevent crosstalk between different JESD204B lane pairs.
Figure 183 shows a technique used on the ADRV9008-1 evaluation card that involves via fencing. Placing ground vias around each JESD204B pair provides isolation and decreases crosstalk. The spacing between vias is 1.2 mm .


Figure 182. Current Steering Vias Placed Next to Isolation Structures


Figure 183. Via Fencing Around JESD204B Lines, PCB Layer 10

## ADRV9008-1

Figure 183 shows the rule provided in Equation 1. JESD204B lines are routed on Layer 5 and Layer 10 so that the lines use stripline structures. The dielectric material used in the inner layers of the ADRV9008-1 customer card PCB is FR4-370HR.
For accurate spacing of the JESD204B fencing vias, use layout simulation software. Input the following data into Equation 1 to calculate the wavelength and square aperture spacing:

- Maximum JESD204B signal frequency is approximately 12 GHz .
- For FR4-370HR material, stripline structure, $E_{R}=4.1$, the minimum wavelength is approximately 12.4 mm .

To follow the $1 / 10$ wavelength spacing rule, spacing between vias must be 1.24 mm or less. The minimum spacing recommendation according to transmission line theory is $1 / 4$ wavelength.

## RF PORT INTERFACE INFORMATION

## RF Port Interface Overview

This section details the RF receiver interfaces for optimal device performance. This section also includes data for the anticipated ADRV9008-1 RF port impedance values and examples of impedance matching networks used in the evaluation platform. This section also provides information on board layout techniques and balun selection guidelines.

The ADRV9008-1 is a highly integrated receiver device. External impedance matching networks are required on the receiver port to achieve performance levels indicated in the Specifications section.
Analog Devices recommends the use of simulation tools in the design and optimization of impedance matching networks. To achieve the closest match between computer simulated results and measured results, accurate models of the board environment, SMD components (including baluns and filters), and ADRV9008-1 port impedances are required.

## RF Port Impedance Data

This section provides the port impedance data for the receivers in the ADRV9008-1 integrated receiver. Note the following:

- Zo is defined as $50 \Omega$.
- The ADRV9008-1 ball pads are the reference plane for this data.
- Single-ended mode port impedance data is not available. However, a rough assessment is possible by taking the differential mode port impedance data and dividing both the real and imaginary components by 2 .

```
m15
FREQUENCY = 100MHz
S(1,1) = 0.390/-1.819
IMPEDANCE = 113.933-j3.331
m16
FREQUENCY = 300MHz
S(1,1) = 0.390/-5.495
IMPEDANCE = 112.803 - j9.931
m17
FREQUENCY = 500MH
S(1,1)=0.388/-9.198
m18
m18
FREQUENCY = 1GHz
S(1,1)= 0.377-18.643
m19
FREQUENCY = 2GHz
S(1,1) = 0.336/-39.123
S(1,1)=0.336/-39.123 - j35.800
\(S(1,1)=0.336 /-39.123\)
IMPEDANCE \(=74.966-\mathrm{j} 35.800\)
```



FREQUENCY ( 0 Hz TO 6 GHz )
Figure 184. Rx1 and Rx2 SEDZ and PEDZ Data
m20
FREQUENCY $=3 \mathrm{GHz}$
IMPEDANCE =55.102 - j28.685
m21
FREQUENCY $=4 \mathrm{GHz}$
$\mathrm{S}(1,1)=0.186 /-104.336$
IMPEDANCE $=42.821$ - j16.026
m22
FREQUENCY $=5 \mathrm{GHz}$
$\mathrm{S}(1,1)=0.164 /-173.106$
IMPEDANCE $=35.977-\mathrm{j} 1.455$
m23
FREQUENCY $=6 \mathrm{GHz}$
$S(1,1)=0.266 / 130.063$
IMPEDANCE $=32.890+j 14.399$


FREQUENCY ( 100 MHz TO 12 GHz )
Figure 185. RF_EXT_LO_I/O $\pm$ SEDZ and PEDZ Data


FREQUENCY ( 0.000 Hz TO 1.100 GHz )
Figure 186. REF_CLK_IN $\pm$ SEDZ and PEDZ Data—On Average, the Real Part of Parallel Equivalent Differential Impedance $\left(R_{p}\right)=\sim 70 \mathrm{k} \Omega$

## ADRV9008-1

Preliminary Technical Data

## Advanced Design System (ADS) Setup Using the DataAccessComponent and SEDZ File

Analog Devices supplies the port impedance as an .slp file that can be downloaded from the ADRV9008-1 product page. This format allows simple interfacing to ADS by using the data access component. In Figure 187, Term1 is the single-ended input or output, and Term 2 represents the differential input or output RF port on Talise. The pi on the single-ended side and the differential pi configuration on the differential side allow maximum flexibility in designing matching circuits. The pi configuration is suggested for all design layouts because the pi configuration can step the impedance up or down as needed with appropriate component population.

1. The mechanics of setting up a simulation for impedance measurement and impedance matching is as follows:
2. The data access component block reads the rf port.slp file. This is the device RF port reflection coefficient.
3. The two equations convert the RF port reflection coefficient to a complex impedance. The result is the $\mathbf{R X}$ _SEDZ variable.
4. The RF port calculated complex impedance (RX_SEDZ) is utilized to define the Term2 impedance.
5. Term 2 is used in a differential mode, and Term1 is used in a single-ended mode.
6. Setting up the simulation this way allows one to measure the S11, S22, and S21 of the three-port system without complex math operations within the display page.

For highest accuracy, the EM modeling result of the PCB artwork and S parameters of the matching components and balun must be used in the simulations.

## Simple Port Impedance Matching Schematic



Figure 187 Simulation Setup in ADS with SEDZ s1p Files and DataAccessComponent

## General Receiver Path Interface

The ADRV9008-1 receivers can support up to 200 MHz bandwidth.
ADRV9008-1 receivers support a wide range of operation frequencies. In the case of the receiver channels, the differential signals interface to an integrated mixer. The mixer input pins have a dc bias of approximately 0.7 V and may need to be ac-coupled depending on the common mode voltage level of the external circuit.

Important considerations for the receiver port interface are as follows:

- The device to be interfaced (filter, balun, T/R switch, external LNA, external PA, and so on).
- The receiver maximum safe input power is 23 dBm (peak).
- The receiver optimum dc bias voltage is 0.7 V bias to ground.
- The board design (reference planes, transmission lines, impedance matching, and so on).

Figure 188 and Figure 189 show possible differential receiver port interface circuits. The options in Figure 188 and Figure 189 are valid for all receiver inputs operating in differential mode, though only the Rx1 signal names are indicated. Impedance matching may be necessary to obtain data sheet performance levels.

Given wide RF bandwidth applications, SMD balun devices function well. Decent loss and differential balance are available in a relatively small $(0603,0805)$ package.


Figure 188. Differential Receiver Interface Using a Transformer


Figure 189. Differential Receiver Interface Using a Transmission Line Balun

## Impedance Matching Network Examples

Impedance matching networks are required to achieve the ADRV9008-1 performance levels. This section provides example topologies and components used on the ADRV9008-1 customer evaluation boards.
Device models, board models, and balun and SMD component models are required to build an accurate system level simulation. The board layout model can be obtained from an electromagnetic momentum (EM) simulator. The balun and SMD component models can be obtained from the device vendors or built locally. Contact Analog Devices applications engineering for ADRV9008-1 modeling details.
The impedance matching networks provided in this section have not been evaluated in terms of mean time to failure (MTTF) in high volume production. Consult with component vendors for long-term reliability concerns. Consult with balun vendors to determine appropriate conditions for dc biasing.
Figure 191 shows three elements in parallel marked do not install (DNI). However, only one set of SMD component pads is placed on the board. For example, R202, L202, and C202 components only have one set of SMD pads for one SMD component. Figure 191 shows that in a generic port impedance matching network, the shunt or series elements may be a resistor, inductor, or capacitor.


Figure 190 Impedance Matching Topology


Figure 191. Rx1 and Rx2 Generic Matching Network Topology

Table 9 and Table 10 show the selected balun and component values used for three matching network sets. Refer to the ADRV9008-1 schematics for a wideband matching example that operates across the entire device frequency range with somewhat reduced performance.

The RF matching used in the ADRV9008-1 evaluation board allows it to operate across the entire chip frequency range with slightly reduced performance. See the board support files included with the evaluation board software for component configuration and part numbers.

Table 9. Rx1 EVB Matching Components

| Frequency Band | $\mathbf{2 0 1}$ | $\mathbf{2 0 2}$ | $\mathbf{2 0 3}$ | $\mathbf{2 0 4}$ | $\mathbf{2 0 5 , 2 0 6}$ | $\mathbf{2 0 7}$ | T201 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 625 MHz to 2815 MHz | 22 nH | 12 pF | 62 nH | 180 nH | 39 pF | 91 nH | Johanson 1720BL15A0100 |
| 3400 MHz to 4800 MHz | Do not install | $0 \Omega$ | Do not install | 18 nH | 1.3 nH | 0.4 pF | Anaren BD3150L50100AHF |
| 5300 MHz to 5900 MHz | Do not install | 0.6 nH | Do not install | Do not install | 0.4 pF | 4.3 nH | Johanson 5400BL15B200 |

Table 10. Rx2 EVB Matching Components

| Frequency Band | $\mathbf{2 0 8}$ | $\mathbf{2 0 9}$ | $\mathbf{2 1 0}$ | $\mathbf{2 1 1}$ | $\mathbf{2 1 2 , 2 1 3}$ | $\mathbf{2 1 4}$ | T202 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 625 MHz to 2815 MHz | 22 nH | 12 pF | 62 nH | 180 nH | 39 pF | 91 nH | Johanson 1720BL15A0100 |
| 3400 MHz to 4800 MHz | Do not install | $0 \Omega$ | Do not install | 18 nH | 1.3 nH | 0.4 pF | Anaren BD3150L50100AHF |
| 5300 MHz to 5900 MHz | Do not install | 0.6 nH | Do not install | Do not install | 0.4 pF | 4.3 nH | Johanson 5400BL15B200 |

## OUTLINE DIMENSIONS



Figure 192. 196-Ball Chip Scale Package Ball Grid Array [CSP_BGA] (BC-196-13)
Dimensions shown in millimeters


[^0]:    ${ }^{1}$ VDDA1P3 refers to all analog 1.3 V supplies, including VDDA1P3_RF_SYNTH, VDDA1P3_BB, VDDA1P3_RX_RF, VDDA1P3_RX, VDDA1P3_RF_VCO_LDO, VDDA1P3_RF_LO, VDDA1P3_DES, VDDA1P3_SER, VDDA1P3_CLOCK_SYNTH, VDDA1P3_CLOCK_VCO_LDO, VDDA1P3_AUX_SYNTH, and VDDA1P3_AUX_VCO_LDO.

[^1]:    ${ }^{1}$ N/A means not applicable.

